



**300/300-P Series Industrial
Grade SSD**

Product Manual

Cactus Technologies Limited

Suite C, 15/F, Capital Trade Center
62 Tsun Yip Street, Kwun Tong
Kowloon, Hong Kong
Tel: +852-2797-2277
Email: sales@cactus-tech.com

Cactus USA

3112 Windsor Road
Suite A356
Austin, Texas 78703
Tel: +512-775-0746
Email: americas@cactus-tech.com

Cactus-Tech.com

The information in this manual is believed to be accurate at the time of publication but is subject to change without notice. Cactus Technologies® Limited shall not be liable for technical or editorial errors or omissions contained herein; nor for incidental or consequential damages resulting from the furnishing, performance, or use of this material.

Cactus Technologies® makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Cactus Technologies® assume any liability arising out of the application or use of its products, and specifically disclaims any and all liability, including without limitation consequential or incidental damages.

Cactus Technologies® products are not designed, intended or authorized for use as components in systems intended for surgical implant into the body or in other applications intended to support or sustain life or for any application where the failure of a Cactus Technologies® product can result in personal injury or death. Users of Cactus Technologies® products for such unintended and unauthorized applications shall assume all risk of such use and shall indemnify and hold Cactus Technologies® and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, costs, damages, expenses and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended and unauthorized use, even if such claim alleges that Cactus Technologies® was negligent regarding the design or manufacture of the part.

All parts of the Cactus Technologies® documentation are protected by copyright law and all rights are reserved. This documentation may not, in whole or in part, be copied, photocopied, reproduced, translated, or reduced to any electronic medium or machine-readable form without prior consent, in writing, from Cactus Technologies®, Limited.

© 2005-2013 Cactus Technologies Limited. All rights reserved.

Table of CONTENTS



➔ 1. Introduction to Cactus Technologies 300/300-P Series Industrial Grade SSD Products	1
1.1.Supported Standards.....	2
1.2.Product Features	2
1.2.1.Host and Technology Independence.....	2
1.2.2.Defect and Error Management	2
1.2.3.Intelligent Power Management.....	3
1.2.4.Power Supply Requirements.....	3
➔ 2. Product Specifications.....	4
2.1.System Environmental Specifications.....	4
2.2.System Power Requirements.....	4
2.3.System Performance.....	5
2.4.System Reliability.....	5
2.5.Physical Specifications	5
2.5.1.2.5" SSD Physical Specifications.....	6
2.5.2.1.8" SSD Physical Specifications.....	8
2.6.Capacity Specifications	9
➔ 3. Interface Description.....	10
3.1.SSD Pin Assignments and Pin Type	10
3.2.Signal Description.....	11
3.3.Electrical Specification	13
3.3.1.Absolute Maximum Ratings	13
3.3.2.DC Characteristics.....	13
3.3.3.AC Characteristics.....	13
3.4.I/O Transfer Function.....	14
➔ 4. ATA Drive Register Set Definition and Protocol.....	15
4.1.Task File Addressing.....	15
4.2.ATA Registers	16
4.2.1.Data Register (Address—1F0[170]).....	16
4.2.2.Error Register (Address—1F1[171]; Read Only)	16
4.2.3.Feature Register (Address—1F1[171]; Write Only).....	16
4.2.4.Sector Count Register (Address—1F2[172])	16
4.2.5.Sector Number (LBA 7-0) Register (Address—1F3[173]).....	17
4.2.6.Cylinder Low (LBA 15-8) Register (Address—1F4[174]).....	17
4.2.7.Cylinder High (LBA 23-16) Register (Address—1F5[175]).....	17
4.2.8.Drive/Head (LBA 27-24) Register (Address 1F6[176])	17
4.2.9.Status and Alternate Status Registers (Address 1F7[177] and 3F6[376])	18
4.2.10.Device Control Register (Address—3F6[376])	18
4.2.11.Card (Drive) Address Register (Address 3F7[377]).....	19

CONTENTS

➔ 5. ATA Command Description	21
5.1.ATA Command Set.....	21
5.1.1.Check Power Mode-98H, E5H.....	22
5.1.2.Execute Drive Diagnostic-90H.....	23
5.1.3.Erase Sector(s)-C0H	23
5.1.4.Format Track-50H.....	23
5.1.5.Identify Drive-ECH.....	24
5.1.6.Idle-97H, E3H.....	26
5.1.7.Idle Immediate-95H, E1H.....	26
5.1.8.Initialize Drive Parameters-91H	26
5.1.9.Read Buffer-E4H	27
5.1.10.Read Multiple-C4H.....	27
5.1.11.Read Long Sector-22H, 23H.....	28
5.1.12.Read Sector(s)-20H, 21H	28
5.1.13.Read Verify Sector(s)-40H, 41H	29
5.1.14.Recalibrate-1XH	30
5.1.15.Request Sense-03H	30
5.1.16.Seek-7XH.....	31
5.1.17.Set Features-EFH.....	31
5.1.18.Set Multiple Mode-C6H.....	32
5.1.19.Set Sleep Mode-99H, E6H	33
5.1.20.Standby-96H, E2H.....	33
5.1.21.Standby Immediate-94H, E0H.....	33
5.1.22.Translate Sector-87H.....	34
5.1.23.Wear Level-F5H	34
5.1.24.Write Buffer-E8H.....	34
5.1.25.Write Long Sector-23H, 33H	35
5.1.26.Write Multiple Command-CH5.....	35
5.1.27.Write Multiple without Erase-CDH.....	36
5.1.28.Write Sector(s)-30H, 31H.....	37
5.1.29.Write Sector(s) without Erase-38H.....	37
5.1.30. Write Verify Sector(s)-3CH	38
5.2.Error Posting	38
➔ 6. 300-P Firmware Specifications.....	40
6.1.ATA Mode Security Feature Set.....	40
6.2.CTLock™	40
6.2.1.Command Structure.....	41
6.3.CTPurge™.....	42
6.3.1.Command Structure.....	42
6.3.2.Standard Compliance.....	43
6.3.3.Status Reporting	44
6.3.4.Time and Power Requirements	44
6.4.CTWPROT™	45
6.4.1.Command Structure.....	45
➔ Appendix A.Ordering Information.....	46

CONTENTS



➔ Appendix B. Technical Support Services	47
➔ Appendix C. Cactus Technologies® Worldwide Sales Offices	48
➔ Appendix D. Limited Warranty	49

01

Introduction to Cactus Technologies 300/300-P Series Industrial Grade SSD Products



Features

- Solid state design with no moving parts
- Industry standard 2.5" or 1.8" IDE Drive form factor
- Supports ATA PIO Modes 0-4
- Supports MultiWord DMA Modes 0-2
- Supports UDMA Modes 0-4
- High reliability, MTBF > 4,000,000 hrs.
- Enhanced error correction, < 1 error in 10^{14} bits read
- Intelligent power management to reduce power consumption
- Dual voltage support: 3.3V/5.0V

Overview

The Cactus Technologies Solid State Drive(SSD) is a high capacity solid-state flash memory product that complies with the ANSI ATA standard and is electrically compatible with an IDE disk drive. Cactus SSDs provide up to 32GB of formatted storage capacity in both 2.5" and 1.8" form factors.

The Cactus Technologies Industrial Grade SSD products use high quality flash memory from well known vendors, such as Samsung Corporation. In addition, it includes an on-drive intelligent controller that manages interface protocols, data storage and retrieval as well as ECC, defect handling and diagnostics, power management, and clock control. The controller's firmware is upgradeable, thus allowing feature enhancements and firmware updates in the field.

Additional features for 300-P series

- ATA Security Feature Set
- CTLock™. This feature allows the card to be locked to a specific host.
- CTPurge™. This feature allows the host to securely erase the contents of the card using procedures in published standards.
- CTWProt™. This feature allows for both software and hardware initiated write protect function.

1.1. Supported Standards

Cactus Technologies SSD is fully electrically compatible with the following specification:

- ATA 5 Specification published by ANSI: X3.221 AT Attachment Interface for Disk Drives

1.2. Product Features

Cactus Technologies Industrial SSD contains a high level, intelligent controller. This intelligent controller provides many capabilities including the following:

- Standard ATA register and command set (same as found on most magnetic disk drives).
- Manages details of erasing and programming flash memory independent of the host system
- Sophisticated defect managing capabilities (similar to magnetic disk drives).
- Sophisticated system for error recovery using powerful error correction code (ECC).
- Intelligent power management for low power operation.

➔ 1.2.1. Host and Technology Independence

Cactus Technologies Industrial SSD appears as a standard ATA disk drive to the host system. The drive utilizes a 512-byte sector which is the same as that in an IDE magnetic disk drive. To write or read a sector (or multiple sectors), the host computer software simply issues an ATA Read or Write command to the drive as per the ATA protocol. The host software then waits for the command to complete. The host system does not get involved in the details of how the flash memory is erased, programmed or read as this is all managed by the built-in controller in the drive. Also, with the intelligent on-board controller, the host system software will not require changing as new flash memory evolves. Thus, systems that support the Cactus Technologies Industrial SSD products today will continue to work with future Cactus Technologies Industrial SSDs built with new flash technology without having to update or change host software.

➔ 1.2.2. Defect and Error Management

Cactus Technologies Industrial SSD contains a sophisticated defect and error management system similar to those found in magnetic disk drives. The defect management is completely transparent to the host and does not consume any user data space.

The soft error rate for Cactus Technologies Industrial SSDs is much lower than that of magnetic disk drives. In the extremely rare case where a read error does occur, the drive has sophisticated ECC to recover the data.

These defect and error management systems, coupled with the solid-state construction, give Cactus Technologies Industrial SSDs unparalleled reliability.

➔ 1.2.3. Intelligent Power Management

Cactus Technologies SSDs employ sophisticated power management algorithms to conserve power. Upon completion of a command, the drive will automatically enter sleep mode if no further commands are received. In most situations, the drive will be in sleep mode except when the host is accessing it, thus conserving power.

When the drive is in sleep mode, any command issued to the drive will cause it to exit sleep and respond.

➔ 1.2.4. Power Supply Requirements

Cactus Technologies Industrial SSD is a dual voltage product, which means it will operate at a voltage range of 3.30 volts $\pm 10\%$ or 5.00 volts $\pm 10\%$.

02 Product Specifications



For all the following specifications, values are defined at ambient temperature and nominal supply voltage unless otherwise stated.

2.1. System Environmental Specifications

Table 2-1. Environmental Specifications

		Cactus Industrial SSD
→ Temperature	Operating:	0° C to +70° C (Standard) -45° C to +90° C (Extended)
→ Humidity	Operating & Non-Operating:	8% to 95%, non-condensing
→ Acoustic Noise		0 dB
→ Vibration	Operating & Non-Operating:	20 G MIL-STD-883G Method 2005.2 condition A
→ Shock	Operating & Non-Operating:	3,000 G MIL-STD-883G Method 2002.3 condition C
→ Altitude (relative to sea level)	Operating & Non-Operating:	100,000 feet maximum

2.2. System Power Requirements

Table 2-2. Power Requirements

		Cactus Industrial SSD
→ DC Input Voltage (VCC) 100 mV max. ripple (p-p)		5.0V ±10%
→ (Maximum Average Value) See Notes.	Sleep: Reading: Writing:	800 µA 220 mA 180 mA

NOTES: All values quoted are typical at ambient temperature and nominal supply voltage unless otherwise stated.

Sleep mode is specified under the condition that all drive inputs are static CMOS levels and in a "Not Busy" operating state.

2.3. System Performance

All performance numbers are typical values assuming the card controller is in the default (i.e., fastest) mode.

Table 2-3. Performance

→ Start Up Times	Reset to ready:	35 msec typical
→ Read Transfer Rate		up to 35.0 Mbytes/sec*
→ Write Transfer Rate		up to 20.0 Mbytes/sec *
→ Controller Overhead	Command to DRQ	2 msec maximum

2.4. System Reliability

Table 2-4. Reliability


→ MTBF (@ 25°C)	>4,000,000 hours
→ Data Reliability	<1 non-recoverable error in 10 ¹⁴ bits READ
→ Endurance:	>2,000,000 erase/program cycles


2.5. Physical Specifications

The following sections provide the physical specifications for Cactus Technologies Industrial SSD products.

➔ 2.5.1. 2.5" SSD Physical Specifications


Figure 2-1. 2.5" SSD Dimensions





➔ 2.5.2. 1.8" SSD Physical Specifications

Figure 2-2. 1.8" SSD Dimensions



2.6. Capacity Specifications

Table 2-5 shows the specific capacity for the various models and the default number of heads, sectors/track and cylinders.

Table 2-5. Model Capacities

Capacity	Capacity (formatted)	Sectors/ Drive (Max LBA+1)	No. of Heads	No. of Sectors/ Track	No. of Cylinders
128MB	129,761,280 bytes	253,440	8	32	990
256MB	259,522,560 bytes	506,880	16	32	990
512MB	521,256,960 bytes	1018080	16	63	1,010
1GB	1,047,674,880 bytes	2,046,240	16	63	2,030
2GB	2,097,930,240 bytes	4,097,520	16	63	4,065
4GB	4,224,245,760 bytes	8,250,480	16	63	8,185
8GB	8,456,749,056 bytes	16,517,088	16	63	16,386
16GB	16,829,890,560 bytes	32,870,880	16	63	32,610
32GB	32,978,534,400 bytes	64,411,200	16	63	63,900

03 Interface Description

The following sections provide detailed information on the Cactus Technologies Industrial SSD interface.

3.1. SSD Pin Assignments and Pin Type

The signal/pin assignments are listed in Table 3-6. Low active signals have a "-" prefix. Pin types are Input, Output or Input/Output. Sections 3.3.1 to 3.3.4 define the DC characteristics for all input and output type structures.

Table 3-6. SSD Pin Assignments and Pin Type

Pin Num	Signal Name	Pin Type	Pin Num	Signal Name	Pin Type
1	-Reset	I	2	GND	
3	Data 7	I/O	4	Data 8	I/O
5	Data 6	I/O	6	Data 9	I/O
7	Data 5	I/O	8	Data 10	I/O
9	Data 4	I/O	10	Data 11	I/O
11	Data 3	I/O	12	Data 12	I/O
13	Data 2	I/O	14	Data 13	I/O
15	Data 1	I/O	16	Data 14	I/O
17	Data 0	I/O	18	Data 15	I/O
19	GND		20	Key	
21	-DMARQ	O	22	GND	
23	-IOW/STOP	I	24	GND	
25	-IOR/ -HDMARDY/ HSTROBE	I	26	GND	
27	IORDY/ -DDMARDY/ DSTROBE	O	28	-CSEL	I
29	-DMACK	I	30	GND	
31	IRQ	O	32	(reserved)	
33	A1	I	34	-PDIAG	I/O
35	A0	I	36	A2	I
37	-CS0	I	38	-CS1	I
39	-DASP	I/O	40	GND	
41	Vcc		42	Vcc	
43	GND		44	Reserved	

3.2. Signal Description

Table 3-7 describes the I/O signals. Signals whose source is the host are designated as inputs while signals that the SSD sources are outputs. The SSD logic levels conform to those specified in the ANSI ATA Specification.

Table 3-7. Signal Description

Signal Name	Dir.	Description
A2—A0	I	A[2:0] is used to select the one of eight registers in the Task File.
-PDIAG	I/O	This input/output is the Pass Diagnostic signal in the Master/Slave handshake protocol.
-DASP	I/O	This input/output is the Disk Active/Slave Present signal in the Master/Slave handshake protocol.
-CS0, -CS1	I	-CS0 is the chip select for the task file registers while -CS1 is used to select the Alternate Status Register and the Device Control Register.
-CSEL	I	This internally pulled up signal is used to configure this device as a Master or a Slave. When this pin is grounded, this device is configured as a Master. When the pin is open, this device is configured as a Slave.
D15—D00	I/O	These lines carry the Data, Commands and Status information between the host and the controller. D00 is the LSB of the Even Byte of the Word. D08 is the LSB of the Odd Byte of the Word. All Task File operations occur in byte mode on the low order bus D00-D07 while all data transfers are 16 bits using D00-D15.
GND	--	Ground.
-IORD/-HDMARDY/ HSTROBE	I	<p>This is an I/O Read strobe generated by the host for PIO data-in and register transfers. Data is latched by the host on the rising edge of this signal.</p> <p>-HDMARDY is a flow control signal for UDMA data-in transfers. This signal is asserted by the host to indicate to the device that it is ready to accept data. The host may negate this signal to pause the transfer.</p> <p>HSTROBE is a strobe signal generated by the host for UDMA data-out transfers. Data is transferred on both edges of this signal.</p>

Signal Name	Dir.	Description
-IOWR/STOP	I	The I/O Write strobe pulse is used to clock I/O data on the Data bus into the SSD for PIO data-out and register transfers. Data is latched by the device on the rising edge of this signal. In UDMA transfers, STOP is asserted by the host to signal the termination of the UDMA burst.
INTRQ	O	This signal is the active high Interrupt Request to the host.
-RESET	I	This input pin is the active low hardware reset from the host.
VCC	--	+5 V, +3.3 V power.
-IORDY/-DDMARDY/ DSTROBE	O	The -IORDY signal is driven by the SSD to extend the I/O cycle in progress for PIO modes 3 and above. -DDMARDY is a flow control signal for UDMA data-out transfers. This signal is asserted by the device to signal to the host that it is ready to accept data. The device may negate this signal to pause the transfer. DSTROBE is a data strobe signal generated by the device for UDMA data-in transfers. Data is transferred on both edges of this signal.
DMARQ	O	This signal is generated by the device to request MWDMA or UDMA transfers.
-DMACK	I	This signal is asserted by the host to acknowledge a DMARQ from the device.

3.3. Electrical Specification

The following table defines all D.C. Characteristics for the SSD Series. Unless otherwise stated, conditions are:

$$V_{CC} = 5V \pm 10\% \text{ or } V_{CC} = 3.3V \pm 10\%$$

$$T_a = -45^{\circ}\text{C to } 90^{\circ}\text{C}$$

→ 3.3.1. Absolute Maximum Ratings

Parameter	Symbol	MIN	MAX	Units
Storage Temperature	T_s	-65	+150	°C
Operating Temperature	T_A	-45	+90	°C
V _{CC} with respect to GND	V_{CC}	-0.3	6.5	V

→ 3.3.2. DC Characteristics

Parameter	Symbol	MIN	MAX	Units
Input Voltage	V_{in}	-0.5	V _{CC} + 0.5	V
Output Voltage	V_{out}	-0.3	V _{CC} + 0.3	V
Input Leakage Current	I_{LI}	-10	10	μA
Output Leakage Current	I_{LO}	-10	10	μA
Input/Output Capacitance	C_I/C_O		10	pF
Operating Current Sleep Mode	I_{CC}		0,8	mA
Active			220	

→ 3.3.3. AC Characteristics

Cactus SSD products conforms to all AC timing requirements as specified in the ANSI ATA specifications. Please refer to that document for details of AC timing for all operation modes of the device.

3.4. I/O Transfer Function

Table 3-7 SSD I/O Function

Function Code	-CE2	-CE1	Address	-IORD	-IOWR	D15-D8	D7-D0
Invalid Mode	L	L	X	X	X	High Z	High Z
Standby Mode	H	H	X	X	X	High Z	High Z
Task File Write	H	L	1-7h	H	L	Do not care	Data In
Task File Read	H	L	1-7h	L	H	High Z	Data Out
Data Register Write	H	L	0	H	L	Odd-Byte In	Even-Byte In
Data Register Read	H	L	0	L	H	Odd-Byte Out	Even-Byte Out
Control Register Write	L	H	6h	H	L	Do not care	Control In
Alt Status Read	L	H	6h	L	H	High Z	Status Out

04 ATA Drive Register Set Definition and Protocol

The communication to or from the SSD is done using the Task File registers, which provide all the necessary registers for control and status information. The ATA interface connects peripherals to the host using four register mapping methods. Table 4-8 is a detailed description of these methods.

Table 4-8. I/O Configurations

Address	Drive #	Description
1F0-1F7, 3F6-3F7	0	Primary I/O Mapped Drive 0
1F0-1F7, 3F6-3F7	1	Primary I/O Mapped Drive 1
170-177, 376-377	0	Secondary I/O Mapped Drive 0
170-177, 376-377	1	Secondary I/O Mapped Drive 1

4.1. Task File Addressing

I/O decoding to access the task file registers is as listed in Table 4-9.

Table 4-9. Task File I/O Decoding

-CE2	-CE1	A2	A1	A0	-IORD=0	-IOWR=0
1	0	0	0	0	RD Data	WR Data
1	0	0	0	1	Error Register	Features
1	0	0	1	0	Sector Count	Sector Count
1	0	0	1	1	Sector No./LBA low	Sector No./LBA low
1	0	1	0	0	Cylinder Low/LBA mid	Cylinder Low/ LBA mid
1	0	1	0	1	Cylinder High/LBA high	Cylinder High/LBA high
1	0	1	1	0	Select Drive/Head	Select Drive/Head
1	0	1	1	1	Status	Command
0	1	1	1	0	Alt Status	Device Control
0	1	1	1	1	Drive Address	Reserved

4.2. ATA Registers

➔ 4.2.1. Data Register (Address-1F0[170])

The Data Register is a 16-bit register, and it is used to transfer data blocks between the SSD data buffer and the Host.

➔ 4.2.2. Error Register (Address-1F1[171]; Read Only)

This register contains additional information about the source of an error when an error is indicated in bit 0 of the Status register. The bits are defined as follows:

D7	D6	D5	D4	D3	D2	D1	D0
BBK	UNC	0	IDNF	0	ABRT	0	AMNF

Bit 7 (BBK) This bit is set when a Bad Block is detected.

Bit 6 (UNC) This bit is set when an Uncorrectable Error is encountered.

Bit 5 This bit is 0.

Bit 4 (IDNF) The requested sector ID is in error or cannot be found.

Bit 3 This bit is 0.

Bit 2 (Abort) This bit is set if the command has been aborted because of a status condition: (Not Ready, Write Fault, etc.) or when an invalid command has been issued.

Bit 1 This bit is 0.

Bit 0 (AMNF) This bit is set in case of a general error.

➔ 4.2.3. Feature Register (Address-1F1[171]; Write Only)

This register provides information regarding features of the SSD that the host can utilize.

➔ 4.2.4. Sector Count Register (Address-1F2[172])

This register contains the number of sectors of data requested to be transferred on a read or write operation between the host and the SSD. If the value in this register is zero, a count of 256 sectors is specified. If the command was successful, this register is zero at command completion. If not successfully completed, the register contains the number of sectors that need to be transferred in order to complete the request.

➔ 4.2.5. Sector Number (LBA 7-0) Register (Address-1F3[173])

This register contains the starting sector number or bits 7-0 of the Logical Block Address (LBA) for any SSD data access for the subsequent command.

➔ 4.2.6. Cylinder Low (LBA 15-8) Register (Address-1F4[174])

This register contains the low order 8 bits of the starting cylinder address or bits 15-8 of the Logical Block Address.

➔ 4.2.7. Cylinder High (LBA 23-16) Register (Address-1F5[175])

This register contains the high order bits of the starting cylinder address or bits 23-16 of the Logical Block Address.

➔ 4.2.8. Drive/Head (LBA 27-24) Register (Address 1F6[176])

The Drive/Head register is used to select the drive and head. It is also used to select LBA addressing instead of cylinder/head/sector addressing. The bits are defined as follows:

D7	D6	D5	D4	D3	D2	D1	D0
1	LBA	1	DRV	HS3	HS2	HS1	HS0

Bit 7 This bit is set to 1.

Bit 6 LBA is a flag to select either Cylinder/Head/Sector (CHS) or Logical Block Address Mode (LBA). When LBA=0, Cylinder/Head/Sector mode is selected. When LBA=1, Logical Block Address is selected. In Logical Block Mode, the Logical Block Address is interpreted as follows:
 LBA07-LBA00: Sector Number Register D7-D0.
 LBA15-LBA08: Cylinder Low Register D7-D0.
 LBA23-LBA16: Cylinder High Register D7-D0.
 LBA27-LBA24: Drive/Head Register bits HS3-HS0.

Bit 5 This bit is set to 1.

Bit 4 (DRV) This bit will have the following meaning. DRV is the drive number. When DRV=0, drive 0 is selected When DRV=1, drive 1 is selected.

Bit 3 (HS3) When operating in the Cylinder, Head, Sector mode, this is bit 3 of the head number. It is Bit 27 in the Logical Block Address mode.

Bit 2 (HS2) When operating in the Cylinder, Head, Sector mode, this is bit 2 of the head number. It is Bit 26 in the Logical Block Address mode.

Bit 1 (HS1) When operating in the Cylinder, Head, Sector mode, this is bit 1 of the head number. It is Bit 25 in the Logical Block Address mode.

Bit 0 (HS0) When operating in the Cylinder, Head, Sector mode, this is bit 0 of the head number. It is Bit 24 in the Logical Block Address mode.

➔ 4.2.9. Status and Alternate Status Registers (Address 1F7[177] and 3F6[376])

These registers return the status when read by the host. Reading the Status register does clear a pending interrupt while reading the Auxiliary Status register does not. The meaning of the status bits are described as follows:

D7	D6	D5	D4	D3	D2	D1	D0
BUSY	RDY	DWF	DSC	DRQ	CORR	0	ERR

- Bit 7 (BUSY)** The busy bit is set when the device has access to the command buffer and registers and the host is locked out from accessing the command register and buffer. No other bits in this register are valid when this bit is set to a 1.
- Bit 6 (RDY)** RDY indicates whether the device is capable of performing operations requested by the host. This bit is cleared at power up and remains cleared until the device is ready to accept a command.
- Bit 5 (DWF)** This bit, if set, indicates a write fault has occurred.
- Bit 4 (DSC)** This bit is set when the device is ready.
- Bit 3 (DRQ)** The Data Request is set when the device requires that information be transferred either to or from the host through the Data register.
- Bit 2 (CORR)** This bit is set when a Correctable data error has been encountered and the data has been corrected. This condition does not terminate a multi-sector read operation.
- Bit 1 (IDX)** This bit is always set to 0.
- Bit 0 (ERR)** This bit is set when the previous command has ended in some type of error. The bits in the Error register contain additional information describing the error.

➔ 4.2.10. Device Control Register (Address-3F6[376])

This register is used to control the drive interrupt request and to issue an ATA soft reset to the drive. The bits are defined as follows:

D7	D6	D5	D4	D3	D2	D1	D0
HOB	X	X	X	1	SW Rst	-IEEn	0

- Bit 7** This bit is used in 48-bit addressing mode. When cleared, the host can read the most recently written values of the Sector Count, Drive/Head and LBA registers. When set, the host will read the previous written values of these registers. A write to any Command block register will clear this bit.
- Bit 6** This bit is an X (Do not care).
- Bit 5** This bit is an X (Do not care).
- Bit 4** This bit is an X (Do not care).
- Bit 3** This bit is ignored by the drive.
- Bit 2 (SW Rst)** This bit is set to 1 in order to force the drive to perform an AT Disk controller Soft Reset operation. The drive remains in Reset until this bit is reset to '0'.
- Bit 1 (-IEn)** The Interrupt Enable bit enables interrupts when the bit is 0. When the bit is 1, interrupts from the drive are disabled. This bit is set to 0 at power on and Reset.
- Bit 0** This bit is ignored by the drive.

➔ 4.2.11. Drive Address Register (Address 3F7[377])

This register is provided for compatibility with the AT disk drive interface. It is recommended that this register not be mapped into the host's I/O space because of potential conflicts on Bit 7. The bits are defined as follows:

D7	D6	D5	D4	D3	D2	D1	D0
X	-WTG	-HS3	-HS2	-HS1	-HS0	-nDS1	-nDS0

- Bit 7** This bit is unknown.
Implementation Note:
Conflicts may occur on the host data bus when this bit is provided by a Floppy Disk Controller operating at the same addresses as the SSD. Following are some possible solutions to this problem:
1. Locate the SSD at a non-conflicting address (i.e., Secondary address (377) when a Floppy Disk Controller is located at the Primary addresses).
 2. Do not install a Floppy and a SSD in the system at the same time.
 3. Implement a socket adapter that can be programmed to (conditionally) tri-state D7 of I/O address 3F7/377 when a SSD product is installed and conversely to tri-state D6-D0 of I/O address 3F7/377 when a floppy controller is installed.
 4. Do not use the SSD's Drive Address register. This may be accomplished by either
a) If possible, program the host adapter to enable only I/O addresses 1F0-1F7, 3F6 (or 170-177, 176) to the SSD or b) if provided use an additional Primary/Secondary configuration in the SSD that does not respond to accesses to I/O locations 3F7 and 377. With either of these implementations, the host software must not attempt to use information in the Drive Address Register.
- Bit 6 (-WTG)** This bit is 0 when a write operation is in progress, otherwise, it is 1.
- Bit 5 (-HS3)** This bit is the negation of bit 3 in the Drive/Head register.
- Bit 4 (-HS2)** This bit is the negation of bit 2 in the Drive/Head register.
- Bit 3 (-HS1)** This bit is the negation of bit 1 in the Drive/Head register.
- Bit 2 (-HS0)** This bit is the negation of bit 0 in the Drive/Head register.
- Bit 1 (-nDS1)** This bit is 0 when drive 1 is active and selected.
- Bit 0 (-nDS0)** This bit is 0 when the drive 0 is active and selected.

05 ATA Command Description

This section defines the software requirements and the format of the commands the host sends to the Industrial SSD products. Commands are issued by loading the required registers in the command block with the supplied parameters, and then writing the command code to the Command Register. The manner in which a command is accepted varies. There are three classes (see Table 5-10) of command acceptance, all dependent on the host not issuing commands unless the drive is not busy. (The BUSY bit in the status and alternate status registers is 0.)

- Upon receipt of a Class 1 command, the drive sets the BUSY bit within 400 nsec.
- Upon receipt of a Class 2 command, the drive sets the BUSY bit within 400 nsec, sets up the sector buffer for a write operation, sets DRQ within 700 μ sec, and clears the BUSY bit within 400 nsec of setting DRQ.
- Upon receipt of a Class 3 command, the drive sets the BUSY bit within 400 nsec, sets up the sector buffer for a write operation, sets DRQ within 20 msec (assuming no re-assignments), and clears the BUSY bit within 400 nsec of setting DRQ.

5.1. ATA Command Set

Table 5-10 summarizes the supported ATA command set with the paragraphs that follow describing the individual commands and the task file for each.

Table 5-10. ATA Command Set

Class	COMMAND	Code	FR	SC	SN	CY	DH	LBA
1	Check Power Mode	E5h or 98h	-	-	-	-	D	-
1	Execute Drive Diagnostic	90h	-	-	-	-	-	-
1	Erase Sector(s)	C0h	-	Y	Y	Y	Y	Y
2	Format Track	50h	-	Y	-	Y	Y	Y
1	Identify Drive	ECh	-	-	-	-	D	-
1	Idle	E3h or 97h	-	Y	-	-	D	-
1	Idle Immediate	E1h or 95h	-	-	-	-	D	-
1	Initialize Drive Parameters	91h	-	Y	-	-	Y	-
1	Read Buffer	E4h	-	-	-	-	D	-
1	Read Multiple	C4h	-	Y	Y	Y	Y	Y
1	Read Long Sector	22h or 23h	-	-	Y	Y	Y	Y
1	Read Sector(s)	20h or 21h	-	Y	Y	Y	Y	Y
1	Read Verify Sector(s)	40h or 41h	-	Y	Y	Y	Y	Y
1	Recalibrate	1Xh	-	-	-	-	D	-
1	Request Sense	03h	-	-	-	-	D	-
1	Seek	7Xh	-	-	Y	Y	Y	Y
1	Set Features	EFh	Y	-	-	-	D	-
1	Set Multiple Mode	C6h	-	Y	-	-	D	-

Class	COMMAND	Code	FR	SC	SN	CY	DH	LBA
1	Set Sleep Mode	E6h or 99h	-	-	-	-	D	-
1	Stand By	E2h or 96h	-	-	-	-	D	-
1	Stand By Immediate	E0h or 94h	-	-	-	-	D	-
1	Translate Sector	87h	-	Y	Y	Y	Y	Y
1	Wear Level	F5h	-	-	-	-	Y	-
2	Write Buffer	E8h	-	-	-	-	D	-
2	Write Long Sector	32h or 33h	-	-	Y	Y	Y	Y
3	Write Multiple	C5h	-	Y	Y	Y	Y	Y
3	Write Multiple w/o Erase	CDh	-	Y	Y	Y	Y	Y
2	Write Sector(s)	30h or 31h	-	Y	Y	Y	Y	Y
2	Write Sector(s) w/o Erase	38h	-	Y	Y	Y	Y	Y
2	Write Verify Sector(s)	3Ch	-	Y	Y	Y	Y	Y

Definitions: FR = Features Register, SC = Sector Count Register, SN = Sector Number Register, CY = Cylinder Registers, DH = Drive/Drive/Head Register, LBA = Logical Block Address Mode Supported (see command descriptions for use).

Y—The register contains a valid parameter for this command. For the Drive/Head Register Y means both the drive and head parameters are used; D—only the drive parameter is valid and not the head parameter.

➔ 5.1.1. Check Power Mode-98H, E5H

The Check Power Mode command in Table 5-11 checks the power mode.

Table 5-11. Check Power Mode

Bit ->	7	6	5	4	3	2	1	0
Command (7)	E5H or 98H							
C/D/H (6)	X			Drive	X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)					X			
Feature (1)					X			

If the drive is in, going to, or recovering from the standby mode, the drive sets BSY, sets the Sector Count Register to 00h, clears BSY and generates an interrupt. If the drive is in active mode, the drive sets BSY, sets the Sector Count Register to FFh, clears BSY and generates an interrupt.

→ 5.1.2. Execute Drive Diagnostic-90H

The Executive Drive Diagnostic command in Table 5-12 performs the internal diagnostic tests implemented by the drive.

Table 5-12. Executive Drive Diagnostic

Bit ->	7	6	5	4	3	2	1	0
Command (7)	90H							
C/D/H (6)		X		Drive			X	
Cyl High (5)	X							
Cyl Low (4)	X							
Sec Num (3)	X							
Sec Cnt (2)	X							
Feature (1)	X							

A code of 01h will be returned in the Error Register at the end of the command.

→ 5.1.3. Erase Sector(s)-C0H

Table 5-13. Erase Sectors

Bit ->	7	6	5	4	3	2	1	0
Command (7)	C0H							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	Sector Number (LBA 7-0)							
Sec Cnt (2)	Sector Count							
Feature (1)	X							

The sectors indicated in the task file are left in erased states. This command is used in advanced of a write w/o erase or write multiple w/o erase command. Erased sectors return all zero data when read.

→ 5.1.4. Format Track-50H

Table 5-14. Format Track

Bit ->	7	6	5	4	3	2	1	0
Command (7)	50H							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	X (LBA 7-0)							
Sec Cnt (2)	Count (LBA mode only)							
Feature (1)	X							

This command writes the desired head and cylinder of the selected drive with a vendor unique pattern. To remain host backward compatible, the drive expects a sector buffer of data from the host to follow the command with the same protocol as the Write Sector(s) command although the information in the buffer is not used by the drive. If LBA=1 then the number of sectors to format is taken from the Sec Cnt register (0=256).

➔ 5.1.5. Identify Drive-ECH

The Identify Drive command in Table 5-15 enables the host to receive parameter information from the drive. This command has the same protocol as the Read Sector(s) command. The parameter words in the buffer have the arrangement and meanings defined in Table 5-16. All reserved bits or words are zero. Table 5-16 is the definition for each field in the Identify Drive Information.

Table 5-15. Identify Drive

Bit ->	7	6	5	4	3	2	1	0
Command (7)	ECH							
C/D/H (6)	X	X	X	Drive			X	
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)					X			
Feature (1)					X			

Table 5-16. Identify Drive Information

Word Address	Default Value	Total Bytes	Data Field Type Information
0	044AH	2	General configuration bit-significant information.
1	XXXXH	2	Default number of cylinders; capacity dependent.
2	0000H	2	Reserved.
3	00XXH	2	Default number of heads; capacity dependent.
4	0000H	2	Number of unformatted bytes per track.
5	0200H	2	Number of unformatted bytes per sector.
6	00XXH	2	Default number of sectors per track; capacity dependent.
7-8	XXXXH,XXXXH	4	Number of sectors per drive (Word 7 = MSW, Word 8 = LSW); capacity dependent.
9	0000H	2	Reserved.
10-19	aaaa	20	Serial number in ASCII (Right Justified).
20	0002H	2	Buffer type (dual port).
21	0001H	2	Buffer size in 512 byte increments.
22	0004H	2	Number of ECC bytes passed on Read/Write Long Commands.
23-26	aaaa	8	Firmware revision in ASCII . Big Endian Byte Order in Word.
27-46	aaaa	40	Model number in ASCII (Left Justified) Big Endian Byte Order in Word.
47	800XH	2	Maximum number of sectors on Read/Write Multiple command; capacity dependent.

Word Address	Default Value	Total Bytes	Data Field Type Information
48	0000H	2	Double Word not supported.
49	0F00H	2	Capabilities: DMA Supported in True IDE mode (bit 8), LBA supported (bit 9).
50	0000H	2	Reserved.
51	0200H	2	PIO data transfer cycle timing mode
52	0000H	2	Single Word DMA data transfer cycle timing mode (not supported).
53	0007H	2	Data fields 54-58,64-70 and 88 are valid.
54	XXXX	2	Current numbers of cylinders.
55	XXXX	2	Current numbers of heads.
56	XXXX	2	Current sectors per track.
57-58	XXXX	4	Current capacity in sectors (LBAs) (Word 57 = LSW, Word 58 = MSW).
59	010XH	2	Multiple sector setting is valid; low byte is capacity dependent.
60-61	XXXX	4	Total number of sectors addressable in LBA Mode.
62	0000H	2	Reserved
63	0X07H	2	Multiword DMA modes 0-2 are supported; upper byte reflects currently selected MWDMA mode.
64	0003H	2	Advanced PIO modes supported (modes 3 and 4)
65	0078H	2	Minimum MWDMA cycle time per word is 120ns.
66	0078H	2	Recommended MWDMA cycle time is 120ns.
67	0078H	2	Minimum PIO cycle time without IORDY flow control is 120ns.
68	0078H	2	Minimum PIO cycle time with IORDY flow control is 120ns.
69-79	-	22	Reserved
80	0020H	2	Supports ATA5 standard.
81	0000H	2	No minor revision reported.
82	3008H	2	Read/Write Buffer command supported; PACKET Command, Security Mode and SMART feature sets not supported;
83	7000H	2	48-bit mode not supported; CFA feature set not supported.
84	4000H	2	Features defined in this word not supported.
85	3008H	2	Read/Write Buffer and Power Management features enabled.
86	4000H	2	CFA Feature set not enabled.
87	4000H	2	Features defined by this word not enabled.
88	XX1FH	2	UDMA Modes 0-4 supported.
89-99	0000H	22	Reserved
100-103	XXXXH	8	Maximum user LBA for 48-bit addressing mode (not used).
104-255	-		Reserved

→ 5.1.6. Idle-97H, E3H

These commands are treated as NOPs by the drive. Since the drive goes into sleep mode after every command, these extra IDLE commands are redundant.

Table 5-17. Idle

Bit ->	7	6	5	4	3	2	1	0
Command (7)	E3H or 97H							
C/D/H (6)		X		Drive			X	
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)					X			
Feature (1)					X			

→ 5.1.7. Idle Immediate-95H, E1H

Table 5-18. Idle Immediate

Bit ->	7	6	5	4	3	2	1	0
Command (7)	E1H or 95H							
C/D/H (6)		X		Drive			X	
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)					X			
Feature (1)					X			

→ 5.1.8. Initialize Drive Parameters-91H

The Initialize Drive Parameters command in Table 5-19 causes the drive to set BSY, enter the Idle (Read) mode, clear BSY and generate an interrupt. This command enables the host to set the number of sectors per track and the number of heads per cylinder. Only the Sector Count and the Drive/Drive/Head registers are used by this command. This command is obsolete in ATA5 but is supported for backwards compatibility.

Table 5-19. Initialize Drive Parameters

Bit ->	7	6	5	4	3	2	1	0
Command (7)	91H							
C/D/H (6)	X	0	X	Drive		Max Head (no. of heads-1)		
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)					Number of Sectors			
Feature (1)					X			

→ 5.1.9. Read Buffer-E4H

The Read Buffer command in Table 5-20 enables the host to read the current contents of the SSD's sector buffer. This command has the same protocol as the Read Sector(s) command.

Table 5-20. Read Buffer

Bit ->	7	6	5	4	3	2	1	0
Command (7)	E4H							
C/D/H (6)		X		Drive			X	
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)					X			
Feature (1)					X			

→ 5.1.10. Read Multiple-C4H

The Read Multiple command in Table 5-21 performs similarly to the Read Sectors command. Interrupts are not generated on every sector, but on the transfer of a block, which contains the number of sectors defined by a Set Multiple, command.

Table 5-21. Read Multiple

Bit ->	7	6	5	4	3	2	1	0
Command (7)	C4H							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	Sector Number (LBA 7-0)							
Sec Cnt (2)	Sector Count							
Feature (1)	X							

Command execution is identical to the Read Sectors operation except that the number of sectors defined by a Set Multiple command is transferred without intervening interrupts. DRQ qualification of the transfer is required only at the start of the data block, not on each sector.

The block count of sectors to be transferred without intervening interrupts is programmed by the Set Multiple Mode command, which must be executed prior to the Read Multiple command. When the Read Multiple command is issued, the Sector Count Register contains the number of sectors (not the number of blocks or the block count) requested. If the number of requested sectors is not evenly divisible by the block count, as many full blocks as possible are transferred, followed by a final, partial block transfer. The partial block transfer is for n sectors, where:

$$n = (\text{sector count}) - \text{module}(\text{block count}).$$

If the Read Multiple command is attempted before the Set Multiple Mode command has been executed or when Read Multiple commands are disabled, the Read Multiple operation is rejected with an Aborted Command error. Disk errors encountered during Read Multiple commands are posted at the beginning of the block or partial block transfer, but DRQ is still set and the data transfer will take place as it normally would, including transfer of corrupted data, if any.

Interrupts are generated when DRQ is set at the beginning of each block or partial block. The error reporting is the same as that on a Read Sector(s) Command. This command reads from 1 to 256 sectors as specified in the Sector Count register. A sector count of 0 requests 256 sectors. The transfer begins at the sector specified in the Sector Number Register.

At command completion, the Command Block Registers contain the cylinder, head and sector number of the last sector read. If an error occurs, the read terminates at the sector where the error occurred. The Command Block Registers contain the cylinder, head and sector number of the sector where the error occurred. The flawed data is pending in the sector buffer.

Subsequent blocks or partial blocks are transferred only if the error was a correctable data error. All other errors cause the command to stop after transfer of the block that contained the error.

➔ 5.1.11. Read Long Sector-22H, 23H

The Read Long command in Table 5-22 performs similarly to the Read Sector(s) command except that it returns 516 bytes of data instead of 512 bytes. During a Read Long command, the drive does not check the ECC bytes to determine if there has been a data error. Only single sector read long operations are supported. The transfer consists of 512 bytes of data transferred in word mode followed by 4 bytes of random data transferred in byte mode. Random data is returned instead of ECC bytes because of the nature of the ECC system used. This command has the same protocol as the Read Sector(s) command.

Table 5-22. Read Long Sector

Bit ->	7	6	5	4	3	2	1	0
Command (7)	22H or 23H							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	Sector Number (LBA 7-0)							
Sec Cnt (2)	X							
Feature (1)	X							

➔ 5.1.12. Read Sector(s)-20H, 21H

The Read Sector(s) command in Table 5-23 reads from 1 to 256 sectors as specified in the Sector Count register. A sector count of 0 requests 256 sectors. The transfer begins at the sector specified in the Sector Number Register. When this command is issued and after each sector of data (except the last one) has been read by the host, the drive sets BSY, puts the sector of data in the buffer, sets DRQ, clears BSY, and generates an interrupt. The host then reads the 512 bytes of data from the buffer.

At command completion, the Command Block Registers contain the cylinder, head and sector number of the last sector read. If an error occurs, the read terminates at the sector where the error occurred. The Command Block Registers contain the cylinder, head, and sector number of the sector where the error occurred. The flawed data is pending in the sector buffer.

Table 5-23. Read Sectors

Bit ->	7	6	5	4	3	2	1	0
Command (7)	20H or 21H							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	Sector Number (LBA 7-0)							
Sec Cnt (2)	Sector Count							
Feature (1)	X							

➔ 5.1.13. Read Verify Sector(s)-40H, 41H

The Read Verify Sector(s) command in Table 5-24 is identical to the Read Sectors command, except that DRQ is never set and no data is transferred to the host. When the command is accepted, the drive sets BSY.

When the requested sectors have been verified, the drive clears BSY and generates an interrupt. Upon command completion, the Command Block Registers contain the cylinder, head, and sector number of the last sector verified.

If an error occurs, the verify terminates at the sector where the error occurs. The Command Block Registers contain the cylinder, head and sector number of the sector where the error occurred. The Sector Count Register contains the number of sectors not yet verified.

Table 5-24. Read Verify Sectors

Bit ->	7	6	5	4	3	2	1	0
Command (7)	40H or 41H							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	Sector Number (LBA 7-0)							
Sec Cnt (2)	Sector Count							
Feature (1)	X							

➔ 5.1.14. Recalibrate-1XH

The Recalibrate command in Table 5-25 is effectively a NOP command to the drive and is provided for compatibility purposes. After this command is executed the Cyl High and Cyl Low as well as the Head number will be 0 and Sec Num will be 1 if LBA=0 and 0 if LBA=1 (i.e., the first block in LBA is 0 while CHS mode the sector number starts at 1).

Table 5-25. Recalibrate

Bit ->	7	6	5	4	3	2	1	0
Command (7)	1XH							
C/D/H (6)	1	LBA	1	Drive	X			
Cyl High (5)	X							
Cyl Low (4)	X							
Sec Num (3)	X							
Sec Cnt (2)	X							
Feature (1)	X							

➔ 5.1.15. Request Sense-03H

The Request Sense command in Table 5-26 requests an extended error code after a command ends with an error.

Table 5-26. Request Sense

Bit ->	7	6	5	4	3	2	1	0
Command (7)	03H							
C/D/H (6)	1	X	1	Drive	X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)					X			
Feature (1)					X			

Table 5-27 defines the valid extended error codes for Cactus Technologies Industrial SSD products. The extended error code is returned to the host in the Error Register. This command must be the next command issued to the drive following the command that returned an error.

Table 5-27. Extended Error Codes

Extended Error Code	Description
01h	Self Test OK (No Error)
03h	Write Failed
09h	Miscellaneous Error
11h	Uncorrectable ECC Error
18h	Corrected ECC Error
20h	Invalid Command
21h	Invalid Address
27h	Write Protection Violation

→ 5.1.16. Seek-7XH

The Seek command in Table 5-28 is effectively a NOP command to the drive although it does perform a range check of cylinder and head or LBA address and returns an error if the address is out of range.

Table 5-28. Seek

Bit ->	7	6	5	4	3	2	1	0
Command (7)	7XH							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	X (LBA 7-0)							
Sec Cnt (2)	X							
Feature (1)	X							

→ 5.1.17. Set Features-EFH

The Set Features command in Table 5-29 is used by the host to establish or select certain features.

Table 5-29. Set Features

Bit ->	7	6	5	4	3	2	1	0
Command (7)	EFH							
C/D/H (6)	X			Drive	X			
Cyl High (5)	X							
Cyl Low (4)	X							
Sec Num (3)	X							
Sec Cnt (2)	X							
Feature (1)	Feature							

Table 5-30 defines all features that are supported.

Table 5-30. Features Supported

Feature	Operation
03H	Set transfer mode.
55H	Disable Read Look Ahead.
66H	Disable Power on Reset (POR) establishment of defaults at Soft Reset.
69H	NOP; accepted for backward compatibility.
81H	NOP; accepted for backward compatibility.
96H	NOP; accepted for backward compatibility.
97H	NOP; accepted for backward compatibility.
BBH	4 bytes of data apply on Read/Write Long commands.
CCH	Enable Power on Reset (POR) establishment of defaults at Soft Reset.

Features 03H is used by the host to set the desired transfer mode for PIO, MWDMA or UDMA transfers.

Features 55H and BBH are the default features for the drive; thus, the host does not have to issue this command with these features unless it is necessary for compatibility reasons.

Features 66H and CCH can be used to enable and disable whether the Power On Reset (POR) Defaults will be set when a soft reset occurs. The default setting is to revert to the POR defaults when a soft reset occurs. POR defaults the number of heads and sectors along with 16 bit data transfers and the read/write multiple block count.

➔ 5.1.18. Set Multiple Mode-C6H

The Set Multiple Mode command in Table 5-31 enables the drive to perform Read and Write Multiple operations and establishes the block count for these commands. The Sector Count Register is loaded with the number of sectors per block. Upon receipt of the command, the SSD sets BSY to 1 and checks the Sector Count Register.

Table 5-31. Set Multiple Mode

Bit ->	7	6	5	4	3	2	1	0
Command (7)	C6H							
C/D/H (6)		X		Drive			X	
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)								
Feature (1)								

If the Sector Count Register contains a valid value and the block count is supported, the value is loaded for all subsequent Read Multiple and Write Multiple commands and execution of those commands is enabled. If a block count is not supported, an Aborted Command error is posted, and Read Multiple and Write Multiple commands are disabled. If the Sector Count Register contains 0 when the command is issued, Read and Write Multiple commands are disabled. At power on, or after a hardware or (unless disabled by a Set Feature command) software reset, the default mode is Read and Write Multiple disabled.

→ 5.1.19. Set Sleep Mode-99H, E6H

These commands are treated as NOPs by the drive. Since the drive goes into sleep mode after every command execution, these extra SLEEP commands are redundant.

Table 5-32. Set Sleep Mode

Bit ->	7	6	5	4	3	2	1	0
Command (7)	E6H or 99H							
C/D/H (6)		X		Drive			X	
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)					X			
Feature (1)					X			

→ 5.1.20. Standby-96H, E2H

The Standby and Standby Immediate commands are treated as NOPs by the drive. Since the drive goes into sleep mode after every command execution, these extra Standby commands are redundant.

Table 5-33. Standby

Bit ->	7	6	5	4	3	2	1	0
Command (7)	E2H or 96H							
C/D/H (6)		X		Drive			X	
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)					X			
Feature (1)					X			

→ 5.1.21. Standby Immediate-94H, E0H

Table 5-34. Standby Immediate

Bit ->	7	6	5	4	3	2	1	0
Command (7)	E0H or 94H							
C/D/H (6)		X		Drive			X	
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)					X			
Feature (1)					X			

→ 5.1.22. Translate Sector-87H

This is a NOP command for the drive. The sector count register will always return 0.

Table 5-35. Translate Sector

Bit ->	7	6	5	4	3	2	1	0
Command (7)	87H							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	Sector Number (LBA 7-0)							
Sec Cnt (2)	X							
Feature (1)	X							

→ 5.1.23. Wear Level-F5H

The Wear Level command in Table 5-36 is effectively a NOP command and only implemented for backward compatibility. The Sector Count Register will always be returned with a 00H indicating Wear Level is not needed.

Table 5-36. Wear Level

Bit ->	7	6	5	4	3	2	1	0
Command (7)	F5H							
C/D/H (6)	X	X	X	Drive	Flag			
Cyl High (5)	X							
Cyl Low (4)	X							
Sec Num (3)	X							
Sec Cnt (2)	Completion Status							
Feature (1)	X							

→ 5.1.24. Write Buffer-E8H

The Write Buffer command in Table 5-37 enables the host to overwrite contents of the drive's sector buffer with any data pattern desired. This command has the same protocol as the Write Sector(s) command and transfers 512 bytes.

Table 5-37. Write Buffer

Bit ->	7	6	5	4	3	2	1	0
Command (7)	E8H							
C/D/H (6)	X			Drive	X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)					X			
Feature (1)					X			

➔ 5.1.25. Write Long Sector-23H, 33H

The Write Multiple command in Table 5-38 is provided for compatibility purposes and is similar to the Write Sector(s) command except that it writes 516 bytes instead of 512 bytes. Only single sector Write Long operations are supported. The transfer consists of 512 bytes of data transferred in word mode followed by 4 bytes of vendor unique data supplied by the host. The drive discards these four bytes and writes the sector with valid ECC fields. This command has the same protocol as the Write Sector(s) command.

Table 5-38. Write Long Sector

Bit ->	7	6	5	4	3	2	1	0
Command (7)	32H or 33H							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	Sector Number (LBA 7-0)							
Sec Cnt (2)	X							
Feature (1)	X							

➔ 5.1.26. Write Multiple Command-C5H

The Write Multiple command in Table 5-39 is similar to the Write Sectors command. The drive sets BSY within 400 nsec of accepting the command. Interrupts are not presented on each sector but on the transfer of a block that contains the number of sectors defined by Set Multiple. Command execution is identical to the Write Sectors operation except that the number of sectors defined by the Set Multiple command is transferred without intervening interrupts.

Table 5-39. Write Multiple Command

Bit ->	7	6	5	4	3	2	1	0
Command (7)	C5H							
C/D/H (6)	X	LBA	X	Drive	Head			
Cyl High (5)	Cylinder High							
Cyl Low (4)	Cylinder Low							
Sec Num (3)	Sector Number							
Sec Cnt (2)	Sector Count							
Feature (1)	X							

DRQ qualification of the transfer is required only at the start of the data block, not on each sector. The block count of sectors to be transferred without intervening interrupts is programmed by the Set Multiple Mode command, which must be executed prior to the Write Multiple command.

When the Write Multiple command is issued, the Sector Count Register contains the number of sectors (not the number of blocks or the block count) requested. If the number of requested sectors is not evenly divisible by the sector/block, as many full blocks as possible are transferred, followed by a final, partial block transfer. The partial block transfer is for n sectors, where:

$$n = \text{remainder (sector count/block count)}.$$

If the Write Multiple command is attempted before the Set Multiple Mode command has been executed or when Write Multiple commands are disabled, the Write Multiple operation will be rejected with an aborted command error.

Errors encountered during Write Multiple commands are posted after the attempted writes of the block or partial block transferred. The Write command ends with the sector in error, even if it is in the middle of a block. Subsequent blocks are not transferred in the event of an error. Interrupts are generated when DRQ is set at the beginning of each block or partial block.

The Command Block Registers contain the cylinder, head and sector number of the sector where the error occurred and the Sector Count Register contains the residual number of sectors that need to be transferred for successful completion of the command e.g., each block has 4 sectors, a request for 8 sectors is issued and an error occurs on the third sector. The Sector Count Register contains 6 and the address is that of the third sector.

➔ 5.1.27. Write Multiple without Erase-CDH

This command is similar to the Write Multiple command except that an implied erase is not performed.

Table 5-40. Write Multiple without Erase

Bit ->	7	6	5	4	3	2	1	0
Command (7)	CDH							
C/D/H (6)	X	LBA	X	Drive	Head			
Cyl High (5)	Cylinder High							
Cyl Low (4)	Cylinder Low							
Sec Num (3)	Sector Number							
Sec Cnt (2)	Sector Count							
Feature (1)	X							

➔ 5.1.28. Write Sector(s)-30H, 31H

The Write Sectors command in Table 5-41 writes from 1 to 256 sectors as specified in the Sector Count Register. A sector count of zero requests 256 sectors. The transfer begins at the sector specified in the Sector Number Register. When this command is accepted, the drive sets BSY, then sets DRQ and clears BSY, then waits for the host to fill the sector buffer with the data to be written. No interrupt is generated to start the first buffer fill operation. No data should be transferred by the host until BSY has been cleared by the host.

Table 5-41. Write Sectors

Bit ->	7	6	5	4	3	2	1	0
Command (7)	30H or 31H							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	Sector Number (LBA 7-0)							
Sec Cnt (2)	Sector Count							
Feature (1)	X							

For multiple sectors, after the first sector of data is in the buffer, BSY will be set and DRQ will be cleared. After the next buffer is ready for data, BSY is cleared, DRQ is set and an interrupt is generated. When the final sector of data is transferred, BSY is set and DRQ is cleared. It will remain in this state until the command is completed at which time BSY is cleared and an interrupt is generated.

If an error occurs during a write of more than one sector, writing terminates at the sector where the error occurs. The Command Block Registers contain the cylinder, head and sector number of the sector where the error occurred. The host may then read the command block to determine what error has occurred, and on which sector.

➔ 5.1.29. Write Sector(s) without Erase-38H

This command is similar to the Write Sector command except that an implied erase is not performed.

Table 5-42. Write Sectors without Erase

Bit ->	7	6	5	4	3	2	1	0
Command (7)	38H							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	Sector Number (LBA 7-0)							
Sec Cnt (2)	Sector Count							
Feature (1)	X							

➔ 5.1.30. Write Verify Sector(s)-3CH

The Write Verify Sector(s) command in Table 5-43 writes and verifies from 1 to 256 sectors as specified in the Sector Count Register. A sector count of zero requests 256 sectors. The transfer begins at the sector specified in the Sector Number Register. When this command is accepted, the drive sets BSY, then sets DRQ and clears BSY, then waits for the host to fill the sector buffer with the data to be written. No interrupt is generated to start the first buffer fill operation. No data should be transferred by the host until BSY has been cleared by the host.

Table 5-43. Write Verify Sectors

Bit ->	7	6	5	4	3	2	1	0
Command (7)	3CH							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	Sector Number (LBA 7-0)							
Sec Cnt (2)	Sector Count							
Feature (1)	X							

For multiple sectors, after the first sector of data is in the buffer, BSY will be set and DRQ will be cleared. After the next buffer is ready for data, BSY is cleared, DRQ is set and an interrupt is generated. When the final sector of data is transferred, BSY is set and DRQ is cleared. It will remain in this state until the command is completed at which time BSY is cleared and an interrupt is generated.

If an error occurs during a write of more than one sector, writing terminates at the sector where the error occurs. The Command Block Registers contain the cylinder, head and sector number of the sector where the error occurred. The host may then read the command block to determine what error has occurred, and on which sector.

5.2. Error Posting

Table 5-44 summarizes the valid status and error value for all the ATA Command set.

Table 5-44. Error and Status Register

Command	Error Register					Status Register				
	BBK	UNC	IDNF	ABRT	AMNF	DRDY	DWF	DSC	CORR	ERR
Check Power Mode				V		V	V	V		V
Execute Drive Diagnostic ⁽¹⁾						V		V		V
Erase Sector(s)	V		V	V	V	V	V	V		V
Format Track			V	V	V	V	V	V		V
Identify Drive				V		V	V	V		V
Idle				V		V	V	V		V
Idle Immediate				V		V	V	V		V

Command	Error Register					Status Register				
	BBK	UNC	IDNF	ABRT	AMNF	DRDY	DWF	DSC	CORR	ERR
Initialize Drive Parameters						V		V		V
Read Buffer				V		V	V	V		V
Read DMA	V	V	V	V	V	V	V	V	V	V
Read Multiple	V	V	V	V	V	V	V	V	V	V
Read Long Sector	V		V	V	V	V	V	V		V
Read Sector(s)	V	V	V	V	V	V	V	V	V	V
Read Verify Sectors	V	V	V	V	V	V	V	V	V	V
Recalibrate				V		V	V	V		V
Request Sense				V		V		V		V
Seek			V	V		V	V	V		V
Set Features				V		V	V	V		V
Set Multiple Mode				V		V	V	V		V
Set Sleep Mode				V		V	V	V		V
Stand By				V		V	V	V		V
Stand By Immediate				V		V	V	V		V
Translate Sector	V		V	V	V	V	V	V		V
Wear Level	V	V	V	V	V	V	V	V		V
Write Buffer				V		V	V	V		V
Write DMA	V		V	V		V	V			V
Write Long Sector	V		V	V	V	V	V	V		V
Write Multiple	V		V	V	V	V	V	V		V
Write Multiple w/o Erase	V		V	V	V	V	V	V		V
Write Sector(s)	V		V	V	V	V	V	V		V
Write Sector(s) w/o Erase	V		V	V	V	V	V	V		V
Write Verify Sector(s)	V		V	V	V	V	V	V		V
Invalid Command Code				V		V	V	V		V

V = valid on this command

¹ See Table 5-11.

06

300-P Firmware Specifications



The following sections describe in detail the enhanced firmware features available only in the Cactus Technologies -300-P series SSD devices.

6.1. ATA Mode Security Feature Set

This feature set implements all the required commands of the ATA Security Mode Feature Set as defined in the ATA7 specifications. These commands are:

- Security Set Password (F1h)
- Security Unlock (F2h)
- Security Erase Prepare (F3h)
- Security Erase Unit (F4h)
- Security Freeze Lock (F5h)
- Security Disable Password (F6h)

Note that these are not Vendor Specific commands but rather an optional ATA feature set as documented in the ATA specifications. Please refer to the official ATA 7 documentation, INCITS 397-2005 (1532D), for details and specifics. The Cactus 303Pro implementation follows completely the command descriptions and state transitions as described in the ATA7 documentation.

6.2. CTLock™

The CTLock™ feature allows a Cactus Technologies flash card/drive to be locked to a specific host. This can be used as a basic access control or IP protection mechanism and is a simple way to implement a drive lock function without the host having to implement the full ATA Security Feature Set. Note that it is recommended that the user implements either CTLock™ or the ATA Security Feature Set but not both at the same time.

The way the CTLock™ feature works is that the host, after having read the drive's Identify Drive information, which contains the drive's unique serial number and other Cactus specific data, can then generate a unique Lock code, which it can then write into the drive. Once this Lock code is written using the CTLock™ command, the drive will default to 'VS Locked' mode upon the next power up or hard reset. The drive will not respond to any non-diagnostic ATA command until the host sends over the unlock code using the CTLock™ command. If the drive is unplugged from the original host system and plugged into a different host, data on the drive will not be accessible by the new host unless the new host also issues the CTLock™ command with the proper Lock code and the Unlock bit set.

The host can disable the CTLock™ feature by setting the Lock Erase bit using the CTLock™ command with the proper Lock code.

→ 6.2.1. Command Structure

CTLock™ command is a Vendor Specific ATA Command with the following task file structure:

Register	7	6	5	4	3	2	1	0
Feature	Reserved					Lock Erase	Unlock	Lock
Sector Count	01h							
Sector Number	N/A							
Cylinder Low	N/A							
Cylinder High	N/A							
Drive/Head	1	0	1	D	0	0	0	0
Command	83h							

CTLock™ is a PIO Data Out command. Upon issuing the command and receiving a data ready status from the drive, the host will send over 1 sector (512bytes) of data. The format of this data is as follows:

byte	Description
00-31	zeroes
32-64	Lock code
65-511	zeroes

If this command is issued with Bit 0 of Feature Reg. set, the drive will enable the VS Lock mode. In this mode, the drive will not response to normal ATA data transfer commands until a CTLock™ command is issued with the same Lock code and the Unlock bit set. The only ATA commands that the drive will execute when in VS Lock mode are the following:

Command	Opcode
Check Power Mode	E5h
Execute Drive Diagnostic	90h
Identify Drive	ECh
Idle	E3h
Idle Immediate	E1h
NOP	00h
Read Buffer	E4h
Set Features	EFh
Set Multiple Mode	C6h
Sleep	E6h
Standby	E2h
Standby Immediate	E0h
Write Buffer	E8h

If the CTLock™ command is issued with the Lock code and bit 2 of Feature Reg. set, the previously saved Lock code will be erased and the drive will revert back to normal operation with VS Lock disabled. To re-enable the VS Lock mode, the host must reissue a CTLock™ command with a Lock code and the Lock bit set.

Note that bits 0,1 & 2 of the Feature Reg. are mutually exclusive. If the CTLock™ command is issued with more than one of the above 3 bits set, the command will be rejected and an error status returned.

6.3. CTPurge™

This feature allows the host to issue a single command and erase all the content of the flash card/drive. There are various options available to control how thoroughly the erasure is to be carried out, so that it can meet various published standards. This operation will erase all data on the flash, including bad blocks, internal data structures, re-assigned blocks and reserve blocks. After the CTPurge™ operation, the card/drive will no longer be accessible by the host and must be replaced.

The drive's firmware keeps track of the status of the CTPurge™ operation. If power is interrupted while CTPurge™ is in progress, the purge operation will resume when power is reapplied.

➔ 6.3.1. Command Structure

The host can initiate a CTPurge™ operation by issuing the following Vendor Specific Command:

Register	7	6	5	4	3	2	1	0
Features	Count							
Sector Count	Opcode							
Sector Number	Parameter 1							
Cylinder Low	Parameter 2							
Cylinder High	Reserved							
Drive/Head	1	0	1	D	0	0	0	0
Command	82h							

The Opcode field is partitioned into groups of 2 bits each with the following definitions:

- bit[7:6]** These two bits determine how many sequences to perform. The coding is as follows:
- 00 1 sequence
 - 01 2 sequences
 - 10 3 sequences
 - 11 reserved
- bit[5:4]** These two bits determine the type of operation to be performed for sequence 3. The coding is as follows:
- 00 erase only
 - 01 erase and overwrite with random data
 - 10 erase and overwrite with character defined in parameter 1
 - 11 erase and overwrite with character defined in parameter 2
- bit[3:2]** These two bits determine the type of operation to be performed for sequence 2. The coding is the same as for sequence 3.

bit[1:0] These two bits determine the type of operation to be performed for sequence 1. The coding is the same as for sequence 3.

For sequence 1, an optional 'count' can be specified. If count=0, the sequence is performed only once. For non-zero counts, the sequence is repeated for count+1 times.

By default, if none of the optional parameters are specified, the firmware will perform an erase only operation when this command is issued.

➔ 6.3.2. Standard Compliance

The CTPurge™ command structure allows the operation to meet a variety of specified sanitizing procedures. The table below shows the command entry for each type of specified sanitizing procedure.

Operation	Opcode	Parameter 1	Parameter 2	Count
Erase only (default)	0x00	0x00	0x00	0x00
Erase and overwrite with random data once	0x01	0x00	0x00	0x00
Erase and overwrite with random data N times	0x01	0x00	0x00	N-1
USA-AF AFSSI 5020 Erase and overwrite with zeroes, then erase and overwrite with ones, then erase and overwrite with random data	0x9E	0x00	0xFF	0x00
USA Navy NAVSO P-5239-26 Erase and overwrite with random data, then erase and overwrite with random data again	0x45	0x00	0x00	0x00
DoD 5220.22-M Erase and overwrite with single character, then erase again	0x42	Character	0x00	0x00
NSA Manual 130-2 Erase and overwrite with random character 2 times, then erase and overwrite with a character	0x49	Character	0x00	0x00
NSA Manual 9-12 Erase and overwrite with single character	0x02	Character	0x00	0x00
USA-Army 380-19 Erase and overwrite with random data, erase and overwrite with a character, then erase and overwrite with complement of the character	0xb9	Character	Complement of Character	0x00
NISPOMSUP Chap.8, Sect.8-501 Erase and overwrite with a character, its complement, and then random data	0x9e	Character	Complement of Character	0x00

Operation	Opcode	Parameter 1	Parameter 2	Count
IREC (IRIG) 106 Erase and overwrite with 0x55, then erase and overwrite with 0xAA, then erase	0x8e	0x55	0xAA	0x00

➔ 6.3.3. Status Reporting

When CTPurge™ is completed, the drive will return ready status but will no longer be able to process any new ATA commands as all internal firmware has been erased.

➔ 6.3.4. Time and Power Requirements

The time required to perform a CTPurge™ operation depends on the capacity of the drive and the type of purge operation that is being performed. The host should ensure that power to the card/drive is maintained for the entire duration during the purge process. The following table lists some typical numbers that can be expected.

Capacity	Default Purge	DoD 5220.22-M	NSA 130-2
4GB	12s	3min. 28s	13min. 15s
8GB	23s	7min. 8s	26min. 51s
16GB	47s	15min. 45s	59min. 55s
32GB	43s	24min. 31s	95min 30s

The power consumption during a CTPurge™ operation is also dependent on drive capacity, the type of purge operation requested and, to a lesser extent, the particular overwrite pattern used. Some typical numbers are shown below:

Capacity	Power Consumption (default Purge)
4GB	79mA
8GB	82mA
16GB	79mA
32GB	81mA

6.4. CTWPROT™

CTWPROT™ enables write protect function on the entire Cactus card/drive. This feature can be activated in hardware or software. Hardware activation is by a mechanical write protect jumper.

The write protect function can be toggled on/off by the user during use in the field. When the write protect function is activated, all subsequent Write commands that attempt to store data to the flash memory will be aborted and an Error status will be returned to the host. As there is no predefined way of handling write aborts in the ATA standard, the host will need to have a special driver/handler to properly handle such situations. The Cactus card/drive supports the ATA Request Sense command (03H). This command is now obsolete but was used in earlier ATA standards for the drive to report extended error codes. If the host issues this command immediately following a write abort, the command will complete and the Cactus drive will return an extended error code of 27H in the Error register to indicate to the host that there is a write protect violation. This then allows the host application to display an appropriate error message to the user instead of just hanging the system on a write abort situation.

➔ 6.4.1. Command Structure

The CTWPROT™ command is a Vendor Specific Command with the following task file structure:

Register	7	6	5	4	3	2	1	0
Feature	Reserved							
Sector Count	command code							
Sector Number	N/A							
Cylinder Low	N/A							
Cylinder High	N/A							
Drive/Head	1	1	1	D	0	0	0	0
Command	C2h							

CTWPROT™ is a non data transfer command. The usage of the command code is as follows:

- 12d:** enable write protect
- 13d:** disable write protect
- 15d:** enable permanent write protect; if this command is issued, the card/drive will be in a permanent write protected state which cannot be disabled by issuing command 13.

All other command codes are reserved for future use.

Model KCDXFY-30MZ-P

Where **X** is card capacities:

128M	128MB
256M	256MB
512M	512MB
1G	1GB
2G	2GB
4G	4GB
8G	8GB
16G	16GB
32G	32GB

Where **Y** is temperature

Blank	Standard temperature (0° C to +70° C)
I	Extended temperature (-45° C to +90° C)

Where **M** is DMA mode

3	DMA supported
4	DMA disabled

Where **Z** is form factor

Blank	2.5"
A	1.8"

Where **P** is optional feature

Blank	standard 300 series
P	professional 300 series

Example:

1. 512MB 2.5" SSD KD512MF-303
2. 1GB 1.8" SSD Extended Temp KD1GFI-303A
3. 2GB 2.5" SSD KD2GF-303
4. 128MB 1.8" SSD Extended Temp KD128MFI-303A
5. 1GB 2.5" Professional Series SSD KD1GF-303-P

Cactus Technologies® Limited

Suite C, 15/F, Capital Trade Center
62 Tsun Yip Street, Kwun Tong
Kowloon, Hong Kong

Tel: +852-27972261

Fax: +852-27973777

Email: tech@cactus-tech.com

Cactus Technologies® Limited

Santa Clara, CA 95054
Email: tech@cactus-tech.com



Cactus Technologies® Limited

Suite C, 15/F, Capital Trade Center
62 Tsun Yip Street, Kwun Tong
Kowloon, Hong Kong

Tel: +852-27972277

Fax: +852-27973777

Email: sales@cactus-tech.com

Cactus® USA

3112 Windsor Road
Suite A-356
Austin, Texas

Tel: +512-775-0746

Email: americas@cactus-tech.com

D Limited Warranty

I. WARRANTY STATEMENT

Cactus Technologies® warrants its Industrial Grade products only to be free of any defects in materials or workmanship that would prevent them from functioning properly for five years from the date of purchase. This express warranty is extended by Cactus Technologies® Limited

II. GENERAL PROVISIONS

This warranty sets forth the full extent of Cactus Technologies® responsibilities regarding the Cactus Industrial Grade SSD products. In satisfaction of its obligations hereunder, Cactus Technologies®, at its sole option, will either repair, replace or refund the purchase price of the product.

NOTWITHSTANDING ANYTHING ELSE IN THIS LIMITED WARRANTY OR OTHERWISE, THE EXPRESS WARRANTIES AND OBLIGATIONS OF SELLER AS SET FORTH IN THIS LIMITED WARRANTY, ARE IN LIEU OF, AND BUYER EXPRESSLY WAIVES ALL OTHER OBLIGATIONS, GUARANTIES AND WARRANTIES OF ANY KIND, WHETHER EXPRESS OR IMPLIED, INCLUDING WITHOUT LIMITATION, ANY IMPLIED WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE OR INFRINGEMENT, TOGETHER WITH ANY LIABILITY OF SELLER UNDER ANY CONTRACT, NEGLIGENCE, STRICT LIABILITY OR OTHER LEGAL OR EQUITABLE THEORY FOR LOSS OF USE, REVENUE, OR PROFIT OR OTHER INCIDENTAL OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION PHYSICAL INJURY OR DEATH, PROPERTY DAMAGE, LOST DATA, OR COSTS OF PROCUREMENT OF SUBSTITUTE GOODS, TECHNOLOGY OR SERVICES. IN NO EVENT SHALL THE SELLER BE LIABLE FOR DAMAGES IN EXCESS OF THE PURCHASE PRICE OF THE PRODUCT, ARISING OUT OF THE USE OR INABILITY TO USE SUCH PRODUCT, TO THE FULL EXTENT SUCH MAY BE DISCLAIMED BY LAW.

Cactus Technologies® products are not warranted to operate without failure. Accordingly, in any use of products in life support systems or other applications where failure could cause injury or loss of life, the products should only be incorporated in systems designed with appropriate redundancy, fault tolerant or back-up features.

III. WHAT THIS WARRANTY COVERS

For products found to be defective within five years of purchase, Cactus Technologies® will have the option of repairing or replacing the defective product, if the following conditions are met:

- A. The defective product is returned to Cactus Technologies® for failure analysis as soon as possible after the failure occurs.
- B. An incident card filled out by the user, explaining the conditions of usage and the nature of the failure, accompanies each returned defective product.
- C. No evidence is found of abuse or operation of products not in accordance with the published specifications, or of exceeding storage or maximum ratings or operating conditions.

All failing products returned to Cactus Technologies® under the provisions of this limited warranty shall be tested to the product's functional and performance specifications. Upon confirmation of

failure, each product will be analyzed, by whatever means necessary, to determine the root cause of failure. If the root cause of failure is found to be not covered by the above provisions, then the product will be returned to the customer with a report indicating why the failure was not covered under the warranty.

This warranty does not cover defects, malfunctions, performance failures or damages to the unit resulting from use in other than its normal and customary manner, misuse, accident or neglect; or improper alterations or repairs.

Cactus Technologies® reserves the right to repair or replace, at its discretion, any product returned by its customers, even if such product is not covered under warranty, but is under no obligation to do so.

Cactus Technologies® may, at its discretion, ship repaired or rebuilt products identified in the same way as new products, provided such cards meet or exceed the same published specifications as new products. Concurrently, Cactus Technologies® also reserves the right to market any products, whether new, repaired, or rebuilt, under different specifications and product designations if such products do not meet the original product's specifications.

IV. RECEIVING WARRANTY SERVICE

According to Cactus Technologies® warranty procedure, defective product should be returned only with prior authorization from Cactus Technologies® Limited. Please contact Cactus Technologies® Customer Service department with the following information: product model number and description, nature of defect, conditions of use, proof of purchase and purchase date. If approved, Cactus Technologies® will issue a Return Material Authorization or Product Repair Authorization number. Ship the defective product to:

Cactus Technologies® Limited
Suite C, 15/F, Capital Trade Center
62 Tsun Yip Street, Kwun Tong
Kowloon, Hong Kong