Endurance Models for Cactus Technologies
Industrial-Grade Flash Storage Products

White Paper CTWP006

Cactus Technologies Limited
Suite C, 15/F, Capital Trade Center
62 Tsun Yip Street, Kwun Tong
Kowloon, Hong Kong
Tel: +852-2797-2277
Email: sales@cactus-tech.com

Cactus USA
3112 Windsor Road
Suite A356
Austin, Texas 78703
Tel: +512-775-0746
Email: americas@cactus-tech.com

Cactus-Tech.com
Since endurance for NAND flash-based storage devices are limited by the number of erase cycles than can be performed on each NAND block before it becomes unreliable for data storage, it is important for designers to know and understand the concepts and mathematical models for estimating the expected write endurance for Cactus Technologies industrial-grade flash storage products.

### The Problem

The design of the NAND flash memory has the limitation of a finite erase cycle for each NAND block, therefore write/erase endurance for the device is fundamentally limited by the cycle limit for each NAND block. The controller may mark a block as unusable when:

1. The controller detects an uncorrectable read or write error when reading from or writing to the block.
2. The erase count of a particular NAND block has reached a predefined threshold.

Current SLC NAND technologies as used in all Cactus Technologies industrial-grade flash storage solutions enable each cell to be erased for 100,000 cycles. MLC NAND used in Cactus Commercial Grade products enable each cell to be erased 3,000 cycles.

NAND blocks with very high erase counts are often unreliable during write/erase. In many cases for NAND-based flash storage devices, the usable life is defined as the time before the host can no longer reliably write data to the device.

### The Solution

Advanced error detection and correction algorithms can extend device endurance by correcting multiple read errors when they occur due to device aging. The on-board intelligent controller on Cactus Technologies industrial-grade flash storage products implement a powerful ECC to correct multiple errors per sector.

To increase the number of effective write/erase cycles, many on-board controllers reserve a percentage of total available NAND blocks as “reserved blocks”. When the controller detects an unrecoverable write/erase error, a block from the reserved block pool is used to replace the failed block. This operation is similar to sector remapping schemes implemented by modern magnetic disk drives, and is completely transparent to the host. Defect block remapping increases data reliability and prolong usable life. All Cactus Technologies industrial-grade flash storage devices implement defect block remapping with reserved NAND blocks on the device.
In many applications, data writes (translated into page programming cycles) occur less often than data reads (translated into page read cycles). Therefore there are data blocks on the devices which are more likely to be erased than others due to writes/updates from the host. If the average erase count across the entire chip or the entire device can be exploited by swapping blocks containing static data (i.e. data not often updated) with blocks containing data often updated, then overall endurance can be significantly increased. This procedure is termed “wear-leveling”. It is implemented in the on-board intelligent controller for all Cactus Technologies industrial-grade flash storage products.

Cactus Technologies industrial-grade flash storage products specifies endurance at 2 million logical erase cycles. This rating is derived from typical usage, and may differ among applications as described in the next section.

04 Endurance Estimations

The following scenarios show that the expected endurance changes primarily in terms of usage pattern. The device capacity also plays a part in endurance.

The following estimation are based on the following assumptions:

1. Wear leveling forces write/erase be always performed to a different physical NAND flash block each time and moves data across the whole device. The erase count of a particular NAND block has reached a predefined threshold.
2. Read operations does not affect device endurance and is ignored.
3. ECC errors are completely correctable, therefore block replacement is not required.

A general model for endurance estimation may be derived as follows:

\[
D = \text{data size (kilobytes)}
\]
\[
b = \text{block size (kilobytes)}
\]
\[
T = \text{user accessible blocks per NAND flash IC}
\]
\[
n = \text{number of NAND flash IC present on the device}
\]
\[
e = \text{endurance for a single NAND block}
\]

The number of blocks erased \( B \) in terms of data size during write and flash block size is evaluated with the following expression:

\[
B = \frac{D}{b}, B \geq 1
\]
The erase behavior of full block erasure means that if \( D < b \), then \( B = 1 \), therefore \( B \geq 1 \) for all calculations.

\[
t = \frac{nT}{B} = \frac{nTb}{D}
\]

Since there is \( nT \) number of blocks on the device depending on the configuration, the number of erase cycles \( t \) required to completely erase every NAND block on the device once is evaluated with the following expression:

\[
E = e \left( \frac{nTb}{D} \right)
\]

The device may be “retired” when every block reaches the endurance count \( e \). Device endurance \( E \) is evaluated with the following expression:

The model above shows device endurance is related to device capacity and data size per write operation.

The following scenarios with two hypothetical industrial-grade flash storage devices illustrate how the endurance model helps in estimating device endurance.

<table>
<thead>
<tr>
<th>Device A</th>
<th>Device B</th>
</tr>
</thead>
<tbody>
<tr>
<td>Capacity</td>
<td>2GByte</td>
</tr>
<tr>
<td>Number of NAND Flash IC (n)</td>
<td>2</td>
</tr>
<tr>
<td>User Accessible Blocks Per IC (T)</td>
<td>8032</td>
</tr>
<tr>
<td>Block Size</td>
<td>128Kbyte</td>
</tr>
<tr>
<td>Erase Cycle Endurance</td>
<td>100,000</td>
</tr>
</tbody>
</table>

**Scenario 1: Sequential data writes to Device A** starting from logical sector 0 until the device is filled then repeated. Each write operation writes 128KByte (equal to NAND flash block size) to the device.

\[
E = e \left( \frac{nTb}{D} \right) = 100000 \times \frac{2 \times 8032 \times 128}{(80 \times 128)} = 20080000
\]

The model shows that if small data blocks are written to a large capacity device, endurance \( E \) is determined by the number of user blocks.
Scenario 2: Random data writes to Device A. The data size is equal to 5% of card capacity every write session. The remaining capacity holds static data. Each write operation writes 100MBytes or 80 NAND blocks.

This scenario shows that for typical applications, it is possible for the device to exceed the rated 2 million logical erase cycles.

\[
E = e^{\left( \frac{nTb}{D} \right)} = 100000 \times \left( \frac{2 \times 8032 \times 128}{80 \times 128} \right) = 20080000
\]

Scenario 3: Random data writes to Device B. The data size is equal to 5% of card capacity every write session. The remaining capacity holds static data. Each write operation writes 3.2MBytes or 200 NAND blocks to the device.

This shows even for devices built with small block NAND IC as in Device B, a 2 million logical erase cycle rating is achievable.

\[
E = e^{\left( \frac{nTb}{D} \right)} = 100000 \times \left( \frac{2 \times 2013 \times 16}{200 \times 16} \right) = 2013000
\]

Scenario 4: Overwrite all blocks in Device A. The data size is equal to the the device capacity.

This scenario shows that wear-leveling will no longer be effective if the whole device is overwritten as it forces the on-board intelligent controller to erase all user blocks every time. The total endurance may be extended by the on-board ECC.

\[
E = e^{\left( \frac{nTb}{D} \right)} = 100000 \times \left( \frac{2 \times 8032 \times 128}{2 \times 8032 \times 128} \right) = 100000
\]

A summary table of endurance vs. usage pattern may be drawn as below:

<table>
<thead>
<tr>
<th>Scenario</th>
<th>Write Intensity</th>
<th>Endurance</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Low</td>
<td>~ 1.6 Billion</td>
</tr>
<tr>
<td>2</td>
<td>Typical</td>
<td>~ 20 Million</td>
</tr>
<tr>
<td>3</td>
<td>Typical</td>
<td>~ 2 Million</td>
</tr>
<tr>
<td>4</td>
<td>High</td>
<td>~ 100,000</td>
</tr>
</tbody>
</table>
Conclusions

From the mathematical model in Section 4, device endurance depends largely on device capacity and usage patterns, and may change due to different usage patterns.

However, it must be emphasized that due to manufacturing variations found in NAND devices, the mathematical model above should only be used as a reference. Designers should always implement data integrity checking and correction systems in their designs with Cactus Technologies industrial grade flash storage products to achieve the required level of data integrity and system reliability.

Support Information

If you would like any additional information regarding data contained in this white paper feel free to contact a Cactus representative:

Asia/Pac RIM  info@cactus-tech.com
Americas  americas@cactus-tech.com
EMEA  info@cactus-tech.com