

-3XX/3XX-P Series Industrial Grade SSD Product Manual

<u>Corporate Headquarters</u> Suite C, 15/F, Capital Trade Center 62 Tsun Yip Street, Kwun Tong Kowloon, Hong Kong The information in this manual is believed to be accurate at the time of publication but is subject to change without notice. Cactus Technologies[®], Limited shall not be liable for technical or editorial errors or omissions contained herein; nor for incidental or consequential damages resulting from the furnishing, performance, or use of this material.

Cactus Technologies[®] makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Cactus Technologies[®] assume any liability arising out of the application or use of its products, and specifically disclaims any and all liability, including without limitation consequential or incidental damages.

Cactus Technologies[®] products are not designed, intended or authorized for use as components in systems intended for surgical implant into the body or in other applications intended to support or sustain life or for any application where the failure of a Cactus Technologies[®] product can result in personal injury or death. Users of Cactus Technologies[®] products for such unintended and unauthorized applications shall assume all risk of such use and shall indemnify and hold Cactus Technologies[®] and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, costs, damages, expenses and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended and unauthorized use, even if such claim alleges that Cactus Technologies[®] was negligent regarding the design or manufacture of the part.

All parts of the Cactus Technologies[®] documentation are protected by copyright law and all rights are reserved. This documentation may not, in whole or in part, be copied, photocopied, reproduced, translated, or reduced to any electronic medium or machine-readable form without prior consent, in writing, from Cactus Technologies, Limited.

© 2005-2016 Cactus Technologies Limited. All rights reserved.

Table of Contents

| 1.Introduction to Cactus Technologies -3XX/3XX-P Series Industrial Grade SSD Products | 5 |
|--|------------------|
| 1.1.Supported Standards | 6 |
| 1.2.Product Features | 6 |
| 1.2.1.Host and Technology Independence | 6 |
| 1.2.2.Defect and Error Management | 6 |
| 1.2.3.Intelligent Power Management | 7 |
| 1.2.4.Power Supply Requirements | 7 |
| 2.Product Specifications | 7 |
| 2.1.System Environmental Specifications | 7 |
| 2.2.System Power Requirements | 8 |
| 2.3.System Performance | 8 |
| 2.4. System Reliability | 8 |
| 2.5.Physical Specifications | 9 |
| 2.5.1.2.5" SSD Physical Specifications | 9 |
| 2.5.2.1.8" SSD Physical Dimensions | |
| 2.6.Capacities | 12 |
| 3. Interface Description | |
| 3.1.55D Pin Assignments and Pin Type | 12 |
| 3.2.51gnal Description | 13 11 |
| 3 3 1 Absolute Maximum Ratings | 14 |
| 3 3 2 DC Characteristics | 1/ |
| 3 2 3 AC Characteristics | 14 1 <i>1</i> |
| 3.4.I/O Transfer Function | 14 |
| 4 ATA Drive Register Set Definition and Protocol | 15 |
| 4. ATA Drive Register Set Deminition and Protocol | |
| 4.2. ATA Registers | |
| 4.2.1.Data Register (Address—1F0[170]) | |
| 4.2.2.Error Register (Address—1F1[171]: Read Only) | |
| 4 2 3 Feature Register (Address—1F1[171]: Write Only) | 16 |
| 4.2.5.1 cutate register (redress $-117[172]$), while Ony (mathematical sector Count Register (Address $-1F2[172]$) | 16 |
| $4.2.4.5$ Sector Number (I BA 7-0) Register (Address_1F2[172]) | |
| 4.2.5.5ector Number (LDA /-0) Register (Address — 1F0[1/5]) | 10 |
| 4.2.0.Cyllilder Llow (LDA 13-6) Register (Address—IF4[1/4]) | 1/ 17 |
| 4.2.7.Cyllilder High (LDA 25-10) Register (Address—1F5[175]) | 17 |
| 4.2.8.Drive/Head (LBA 2/-24) Register (Address 1F6[1/6]) | 1/ |
| 4.2.9. Status and Alternate Status Registers (Address 1F/[17/] and 3F6[376]) | |
| 4.2.10.Device Control Register (Address—3F6[376]) | |
| 4.2.11.Drive Address Register (Address 3F7[377]) | |
| 5.ATA Command Description | |
| 5.1.ATA Command Set | |
| 6.S.M.A.R.T Feature Set. | 20 |
| 6.1.SMART Enable Operations | |
| 6.2 SMART Disable Operations | |
| 6.4 SMART Read Data | 21 71 |
| 6.4.1.Spare Block Count Attribute | |
| | |

| 6.4.2.Erase Count Attribute | 23 |
|--|----|
| 6.4.3.Total ECC Error Attribute | 23 |
| 6.4.4.Correctable ECC Error Attribute | 24 |
| 6.4.5.UDMA CRC Error Attribute | |
| 6.4.6.Total Number of Reads Attribute | 24 |
| 6.5.SMART Read Attribute Threshold | 25 |
| 6.5.1.Spare Block Count Attribute Threshold | 25 |
| 6.5.2.Erase Count Attribute Threshold | 25 |
| 6.5.3.Total ECC Errors Attribute Threshold | 26 |
| 6.5.4.Correctable ECC Errors Attribute Threshold | 26 |
| 6.5.5.UDMA CRC Errors Attribute Threshold | 26 |
| 6.5.6.Total Number of Reads Attribute Threshold | |
| 6.6.SMART Return Status | 26 |
| | |
| 73XX-P Firmware Specifications | 27 |
| 7.1.ATA Mode Security Feature Set | |
| $7.2.CTLock^{IM}$ | |
| 7.2. COmmand Structure | |
| 7.2.1.C returned Structure | |
| | |
| 7.3.2.Standard Compliance | |
| 7.3.3. Status Reporting | |
| 7.3.4. Time and Power Requirements | |
| 7.4.CTWProt [™] | |
| | |

1.Introduction to Cactus Technologies -3XX/3XX-P Series Industrial Grade SSD Products

Features:

- Solid state design with no moving parts
- Industry standard 2.5" or 1.8" IDE Drive form factor
- Supports ATA PIO Modes 0-4
- Supports MWDMA Modes 0-2
- Supports UDMA Modes 0-4
- Supports S.M.A.R.T Feature Set
- High reliability, MTBF > 4,000,000 hrs.
- Enhanced error correction, $< 1 \text{ error in } 10^{14} \text{ bits read}$
- Intelligent power management to reduce power consumption
- Dual voltage support: 3.3V/5.0V

Additional features for -3XX-P series:

- ATA Security Feature Set
- CTLock[™]. This feature allows the card to be locked to a specific host.
- CTPurge[™]. This feature allows the host to securely erase the contents of the card using procedures in published standards.
- CTWProt[™]. This feature allows for both software and hardware initiated write protect function.

Cactus Technologies[®] Solid State Drive(SSD) is a high capacity solid-state flash memory product that complies with the ANSI ATA standard and is electrically compatible with an IDE disk drive. Cactus Technologies[®] SSDs provide up to 32GB of formatted storage capacity in both 2.5" and 1.8" form factors.

Cactus Technologies[®] Industrial Grade SSD uses high quality flash memory from well known vendors, such as Toshiba Corporation. In addition, it includes an on-drive intelligent controller that manages interface protocols, data storage and retrieval as well as ECC, defect handling and diagnostics, power management, and clock control.

1.1. Supported Standards

Cactus Technologies[®] SSD is fully electrically compatible with the following specification:

• ATA 5 Specification published by ANSI: X3.221 AT Attachment Interface for Disk Drives

1.2. Product Features

Cactus Technologies[®] Industrial SSD contains a high level, intelligent controller. This intelligent controller provides many capabilities including the following:

- Standard ATA register and command set (same as found on most magnetic disk drives).
- Manages details of erasing and programming flash memory independent of the host system
- Sophisticated defect managing capabilities (similar to magnetic disk drives).
- Sophisticated system for error recovery using powerful error correction code (ECC).
- Intelligent power management for low power operation.

1.2.1. Host and Technology Independence

Cactus Technologies[®] Industrial SSD appears as a standard ATA disk drive to the host system. The drive utilizes a 512-byte sector which is the same as that in an IDE magnetic disk drive. To write or read a sector (or multiple sectors), the host computer software simply issues an ATA Read or Write command to the drive as per the ATA protocol. The host software then waits for the command to complete. The host system does not get involved in the details of how the flash memory is erased, programmed or read as this is all managed by the built-in controller in the drive. Also, with the intelligent on-board controller, the host system software will not require changing as new flash memory evolves. Thus, systems that support the Cactus Technologies[®] Industrial SSD products today will continue to work with future Cactus Technologies[®] Industrial SSDs built with new flash technology without having to update or change host software.

1.2.2. Defect and Error Management

Cactus Technologies[®] Industrial SSD contains a sophisticated defect and error management system similar to those found in magnetic disk drives. The defect management is completely transparent to the host and does not consume any user data space.

The soft error rate for Cactus Technologies[®] Industrial SSDs is much lower than that of magnetic disk drives. In the extremely rare case where a read error does occur, the drive has sophisticated ECC to recover the data.

These defect and error management systems, coupled with the solid-state construction, give Cactus Technologies[®] Industrial SSDs unparalleled reliability.

1.2.3. Intelligent Power Management

Cactus Technologies[®] SSDs employ sophisticated power management algorithms to conserve power. Upon completion of a command, the drive will automatically enter sleep mode if no further commands are received. In most situations, the drive will be in sleep mode except when the host is accessing it, thus conserving power.

When the drive is in sleep mode, any command issued to the drive will cause it to exit sleep and respond.

1.2.4. Power Supply Requirements

Cactus Technologies[®] Industrial SSD is a dual voltage product, which means it will operate at a voltage range of 3.30 volts $\pm 10\%$ or 5.00 volts $\pm 10\%$.

2.Product Specifications

For all the following specifications, values are defined at ambient temperature and nominal supply voltage unless otherwise stated.

2.1. System Environmental Specifications

| | | Cactus Technologies® SSD | | | |
|----------------------------------|--------------------------------|--|--|--|--|
| Temperature | Operating: | 0° C to +70° C (Standard) -45° C to +90° C (Extended) | | | |
| Humidity | Operating & Non- Operating: | 8% to 95%, non- condensing | | | |
| Acoustic Noise | | 0 dB | | | |
| Vibration | Operating & Non- Operating: | 20 G MIL-STD-883G Method 2005.2 condition A | | | |
| Shock | Operating & Non- Operating: | 3,000 G MIL-STD-883G Method 2002.3 condition C | | | |
| Altitude (relative to sea level) | Operating & Non- Operating: | 100,000 feet maximum | | | |

Table 2-1. Environmental Specifications

2.2. System Power Requirements

| | | Cactus Technologies® Industrial SSD |
|--|--------------------------------|--|
| DC Input Voltage (VCC) 100 mV max. ripple (p-p) | | 5V ±10% |
| (Maximum Average Value) See Notes. | Sleep: Reading: Writing: | 800 μA 220 mA 180 mA |

Table 2-2.Power Requirements

NOTES: All values quoted are typical at ambient temperature and nominal supply voltage unless otherwise stated.

Sleep mode is specified under the condition that all drive inputs are static CMOS levels and in a "Not Busy" operating state.

2.3. System Performance

All performance timings assume the drive controller is in the default (i.e., fastest) mode.

| Start Up Times | Reset to ready: | 35 msec typical |
|------------------------|-------------------|-----------------|
| Read Transfer Rate | | 35.0 MBytes/sec |
| Write Transfer Rate | | 20.0 MBytes/sec |
| Controller Overhead | Command to DRQ | 2 msec maximum |

Table 2-3. Performance

2.4. System Reliability

Table 2-4. Reliability

| MTBF (@ 25°C) | > 4,000,000 hours |
|------------------|--|
| Data Reliability | < 1 non-recoverable error in 10^{14} bits READ |
| Endurance: | > 2,000,000 erase/program cycles |

2.5. Physical Specifications

The following sections provide the physical specifications for Cactus Technologies[®] Industrial SSD products.

2.5.1. 2.5" SSD Physical Specifications





Figure 2-1. 2.5" SSD Dimensions



2.6. Capacities

Cactus Technologies[®] Industrial SSDs are available in capacities of 128MB, 256MB, 512MB, 1GB, 2GB, 4GB, 8GB, 16GB and 32GB.

3. Interface Description

The following sections provide detailed information on the Cactus Technologies[®] Industrial SSD interface.

3.1. SSD Pin Assignments and Pin Type

The signal/pin assignments are listed in Table 3-5. Low active signals have a "-" prefix. Pin types are Input, Output or Input/Output. Sections 3.3.1 to 3.3.4 define the DC characteristics for all input and output type structures.

| Pin # | Signal Name | Pin Type | | Pin # | Signal Name | Pin Type |
|-------|--------------------------------|-------------|--|-------|-------------|-------------|
| 1 | -Reset | I | | 2 | GND | |
| 3 | Data 7 | I/O | | 4 | Data 8 | I/O |
| 5 | Data 6 | I/O | | 6 | Data 9 | I/O |
| 7 | Data 5 | I/O | | 8 | Data 10 | I/O |
| 9 | Data 4 | I/O | | 10 | Data 11 | I/O |
| 11 | Data 3 | I/O | | 12 | Data 12 | I/O |
| 13 | Data 2 | I/O | | 14 | Data 13 | I/O |
| 15 | Data 1 | I/O | | 16 | Data 14 | I/O |
| 17 | Data 0 | I/O | | 18 | Data 15 | I/O |
| 19 | GND | | | 20 | Кеу | |
| 21 | -DMARQ | 0 | | 22 | GND | |
| 23 | -IOW/STOP | I | | 24 | GND | |
| 25 | -IOR/ -HDMARDY/ HSTROBE | I | | 26 | GND | |
| 27 | IORDY/ -DDMARDY/ DSTROBE | 0 | | 28 | -CSEL | Ι |
| 29 | -DMACK | I | | 30 | GND | |
| 31 | IRQ | 0 | | 32 | (reserved) | |
| 33 | A1 | I | | 34 | -PDIAG | I/O |
| 35 | A0 | I | | 36 | A2 | Ι |
| 37 | -CS0 | I | | 38 | -CS1 | Ι |
| 39 | -DASP | I/O | | 40 | GND | |
| 41 | Vcc | | | 42 | Vcc | |
| 43 | GND | | | 44 | Reserved | |

Table 3-5. SSD Pin Assignments and Pin Type

3.2. Signal Description

Table 3-6 describes the I/O signals. Signals whose source is the host are designated as inputs while signals that the SSD sources are outputs. The SSD logic levels conform to those specified in the *ANSI ATA Specification*.

| Signal Name | Dir | Description | | | | |
|-----------------------------|-----|--|--|--|--|--|
| A2—A0 | I | A[2:0] is used to select the one of eight registers in the Task File. | | | | |
| -PDIAG | I/O | This input/output is the Pass Diagnostic signal in the Master/Slave handshake protocol. | | | | |
| -DASP | I/O | This input/output is the Disk Active/Slave Present signal in the Master/Slave handshake protocol. | | | | |
| -CS0, -CS1 | Ι | -CS0 is the chip select for the task file registers while -CS1 is used to select the Alternate Status Register and the Device Control Register. | | | | |
| -CSEL | 1 | This internally pulled up signal is used to configure this device as a Master or a Slave. When this pin is grounded, this device is configured as a Master. When the pin is open, this device is configured as a Slave. | | | | |
| D15—D00 | I/O | These lines carry the Data, Commands and Status information between the host and the controller. D00 is the LSB of the Even Byte of the Word. D08 is the LSB of the Odd Byte of the Word. All Task File operations occur in byte mode on the low order bus D00-D07 while all data transfers are 16 bits using D00-D15. | | | | |
| GND | | Ground. | | | | |
| -IORD/-HDMARDY/ | 1 | This is an I/O Read strobe generated by the host for PIO data-in and | | | | |
| HSTROBE | | register transfers. Data is latched by the host on the rising edge of this signal. | | | | |
| | | -HDMARDY is a flow control signal for UDMA data-in transfers. This signal is asserted by the host to indicate to the device that it is ready to accept data. The host may negate this signal to pause the trasnfer. | | | | |
| | | HSTROBE is a strobe signal generated by the host for UDMA data-out transfers. Data is transferred on both edges of this signal. | | | | |
| -IOWR/STOP | I | The I/O Write strobe pulse is used to clock I/O data on the Data bus into the SSD for PIO data-out and register transfers. Data is latched by the device on the rising edge of this signal. | | | | |
| | | In UDMA transfers, STOP is asserted by the host to signal the termination of the UDMA burst. | | | | |
| INTRQ | 0 | This signal is the active high Interrupt Request to the host. | | | | |
| -RESET | 1 | This input pin is the active low hardware reset from the host. | | | | |
| VCC | | +5 V, +3.3 V power. | | | | |
| -IORDY/-DDMARDY/ DSTROBE | 0 | The - IORDY signal is driven by the SSD to extend the I/O cycle in progress for PIO modes 3 and above. | | | | |
| | | -DDMARDY is a flow control signal for UDMA data-out transfers. This signal is asserted by the device to signal to the host that it is ready to accept data. The device may negate this signal to pause the transfer. | | | | |
| | | DSTROBE is a data strobe signal generated by the device for UDMA data- in transfers. Data is transferred on both edges of this signal. | | | | |
| DMARQ | 0 | This signal is generated by the device to request MWDMA or UDMA transfers. | | | | |
| -DMACK | I | This signal is asserted by the host to acknowledge a DMARQ from the device | | | | |

| Table 3-6. Signal Descript |
|----------------------------|
|----------------------------|

3.3. Electrical Specification

The following table defines all D.C. Characteristics for the SSD products. Unless otherwise stated, conditions are:

Vcc = 5V \pm 10% or Vcc = 3.3V \pm 10% Ta = -45°C to 90°C

3.3.1. Absolute Maximum Ratings

| Parameter | Symbol | MIN | MAX | Units |
|-------------------------|--------|------|------|-------|
| Storage Temperature | Ts | -65 | +150 | °C |
| Operating Temperature | TA | -45 | +90 | °C |
| Vcc with respect to GND | Vcc | -0.3 | 6.5 | V |

3.3.2. DC Characteristics

| Parameter | Symbol | MIN | MAX | Units |
|--------------------------|--------------------------------|------|-----------|-------|
| Input Voltage | Vin | -0.5 | Vcc + 0.5 | V |
| Output Voltage | Vout | -0.3 | Vcc + 0.3 | V |
| Input Leakage Current | lu | -10 | 10 | uA |
| Output Leakage Current | ILO | -10 | 10 | uA |
| Input/Output Capacitance | C _I /C _o | | 10 | рF |
| Operating Current | I _{cc} | | | mA |
| Sleep Mode | | | 0.8 | |
| Active | | | 220 | |

3.3.3. AC Characteristics

Cactus Technologies[®] SSD products conforms to all AC timing requirements as specified in the ANSI ATA specifications. Please refer to that document for details of AC timing for all operation modes of the device.

3.4. I/O Transfer Function

Table 3-7defines the function of the operations for the SSD.

| Function Code | -CE2 | -CE1 | Address | -IORD | -IOWR | D15-D8 | D7-D0 |
|---------------------------|------|------|---------|-------|-------|-----------------|------------------|
| Invalid Mode | L | L | Х | Х | Х | High Z | High Z |
| Standby Mode | н | Н | X | Х | Х | High Z | High Z |
| Task File Write | н | L | 1-7h | Н | L | Do not care | Data In |
| Task File Read | н | L | 1-7h | L | Н | High Z | Data Out |
| Data Register Write | н | L | 0 | Н | L | Odd-Byte In | Even-Byte In |
| Data Register Read | н | L | 0 | L | Н | Odd-Byte Out | Even-Byte Out |
| Control Register Write | L | Н | 6h | Н | L | Do not care | Control In |
| Alt Status Read | L | Н | 6h | L | Н | High Z | Status Out |

Table 3-7. SSD I/O Function

4.ATA Drive Register Set Definition and Protocol

The communication to or from the SSD is done using the Task File registers, which provide all the necessary registers for control and status information. The ATA interface connects peripherals to the host using four register mapping methods. Table 4-7 is a detailed description of these methods.

| Table 4-7. | I/O | Configurations |
|------------|-----|----------------|
|------------|-----|----------------|

| Address | Drive # | Description |
|------------------|---------|------------------------------|
| 1F0-1F7, 3F6-3F7 | 0 | Primary I/O Mapped Drive 0 |
| 1F0-1F7, 3F6-3F7 | 1 | Primary I/O Mapped Drive 1 |
| 170-177, 376-377 | 0 | Secondary I/O Mapped Drive 0 |
| 170-177, 376-377 | 1 | Secondary I/O Mapped Drive 1 |

4.1. Task File Addressing

I/O decoding to access the task file registers is as listed in Table 4-8.

| -CE2 | -CE1 | A2 | A1 | A0 | -IORD=0 | -IOWR=0 |
|------|------|----|----|-----------|---------------------------|---------------------------|
| 1 | 0 | 0 | 0 | 0 | RD Data | WR Data |
| 1 | 0 | 0 | 0 | 1 | Error Register | Features |
| 1 | 0 | 0 | 1 | 0 | Sector Count | Sector Count |
| 1 | 0 | 0 | 1 | 1 | Sector No./LBA low | Sector No./LBA low |
| 1 | 0 | 1 | 0 | 0 | Cylinder Low/LBA mid | Cylinder Low/ LBA mid |
| 1 | 0 | 1 | 0 | 1 | Cylinder High/LBA high | Cylinder High/LBA high |
| 1 | 0 | 1 | 1 | 0 | Select Drive/Head | Select Drive/Head |
| 1 | 0 | 1 | 1 | 1 | Status | Command |

Table 4-8. Task File I/O Decoding

| -CE2 | -CE1 | A2 | A1 | A 0 | -IORD=0 | -IOWR=0 |
|------|------|----|----|------------|---------------|----------------|
| 0 | 1 | 1 | 1 | 0 | Alt Status | Device Control |
| 0 | 1 | 1 | 1 | 1 | Drive Address | Reserved |

4.2. ATA Registers

4.2.1. Data Register (Address—1F0[170])

The Data Register is a 16-bit register, and it is used to transfer data blocks between the SSD data buffer and the Host.

4.2.2. Error Register (Address—1F1[171]; Read Only)

This register contains additional information about the source of an error when an error is indicated in bit 0 of the Status register. The bits are defined as follows:

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----|-----|----|------|----|------|----|------|
| BBK | UNC | 0 | IDNF | 0 | ABRT | 0 | AMNF |

Bit 7 (BBK) This bit is set when a Bad Block is detected.

Bit 6 (UNC) This bit is set when an Uncorrectable Error is encountered.

Bit 5 This bit is 0.

Bit 4 (IDNF) The requested sector ID is in error or cannot be found.

Bit 3 This bit is 0.

Bit 2 (Abort) This bit is set if the command has been aborted because of a status condition: (Not Ready, Write Fault, etc.) or when an invalid command has been issued.

Bit 1 This bit is 0.

Bit 0 (AMNF) This bit is set in case of a general error.

4.2.3. Feature Register (Address—1F1[171]; Write Only)

This register provides information regarding features of the SSD that the host can utilize.

4.2.4. Sector Count Register (Address—1F2[172])

This register contains the number of sectors of data requested to be transferred on a read or write operation between the host and the SSD. If the value in this register is zero, a count of 256 sectors is specified. If the command was successful, this register is zero at command completion. If not successfully completed, the register contains the number of sectors that need to be transferred in order to complete the request.

4.2.5. Sector Number (LBA 7-0) Register (Address—1F3[173])

This register contains the starting sector number or bits 7-0 of the Logical Block Address (LBA) for any SSD data access for the subsequent command.

4.2.6. Cylinder Low (LBA 15-8) Register (Address—1F4[174])

This register contains the low order 8 bits of the starting cylinder address or bits 15-8 of the Logical Block Address.

4.2.7. Cylinder High (LBA 23-16) Register (Address—1F5[175])

This register contains the high order bits of the starting cylinder address or bits 23-16 of the Logical Block Address.

4.2.8. Drive/Head (LBA 27-24) Register (Address 1F6[176])

The Drive/Head register is used to select the drive and head. It is also used to select LBA addressing instead of cylinder/head/sector addressing. The bits are defined as follows:

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|-----|----|-----|-----|-----|-----|-----|
| 1 | LBA | 1 | DRV | HS3 | HS2 | HS1 | HS0 |

- Bit 7 This bit is set to 1.
- **Bit 6** LBA is a flag to select either Cylinder/Head/Sector (CHS) or Logical Block Address Mode (LBA). When LBA=0, Cylinder/Head/Sector mode is selected. When LBA=1, Logical Block Address is selected. In Logical Block Mode, the Logical Block Address is interpreted as follows:
 - LBA07-LBA00: Sector Number Register D7-D0.
 - LBA15-LBA08: Cylinder Low Register D7-D0.
 - LBA23-LBA16: Cylinder High Register D7-D0.
 - LBA27-LBA24: Drive/Head Register bits HS3-HS0.
- **Bit 5** This bit is set to 1.
- **Bit 4 (DRV)** This bit will have the following meaning. DRV is the drive number. When DRV=0, drive 0 is selected When DRV=1, drive 1 is selected.
- **Bit 3 (HS3)** When operating in the Cylinder, Head, Sector mode, this is bit 3 of the head number. It is Bit 27 in the Logical Block Address mode.
- **Bit 2 (HS2)** When operating in the Cylinder, Head, Sector mode, this is bit 2 of the head number. It is Bit 26 in the Logical Block Address mode.
- **Bit 1 (HS1)** When operating in the Cylinder, Head, Sector mode, this is bit 1 of the head number. It is Bit 25 in the Logical Block Address mode.
- **Bit 0 (HS0)** When operating in the Cylinder, Head, Sector mode, this is bit 0 of the head number. It is Bit 24 in the Logical Block Address mode.

4.2.9. Status and Alternate Status Registers (Address 1F7[177] and 3F6[376])

These registers return the status when read by the host. Reading the Status register does clear a pending interrupt while reading the Auxiliary Status register does not. The meaning of the status bits are described as follows:

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|-----|-----|-----|-----|------|----|-----|
| BUSY | RDY | DWF | DSC | DRQ | CORR | 0 | ERR |

- **Bit 7 (BUSY)** The busy bit is set when the device has access to the command buffer and registers and the host is locked out from accessing the command register and buffer. No other bits in this register are valid when this bit is set to a 1.
- **Bit 6 (RDY)** RDY indicates whether the device is capable of performing operations requested by the host. This bit is cleared at power up and remains cleared until the device is ready to accept a command.
- **Bit 5 (DWF)** This bit, if set, indicates a write fault has occurred.
- **Bit 4 (DSC)** This bit is set when the device is ready.
- **Bit 3 (DRQ)** The Data Request is set when the device requires that information be transferred either to or from the host through the Data register.
- **Bit 2 (CORR)** This bit is set when a Correctable data error has been encountered and the data has been corrected. This condition does not terminate a multi-sector read operation.
- Bit 1 (IDX) This bit is always set to 0.
- **Bit 0 (ERR)** This bit is set when the previous command has ended in some type of error. The bits in the Error register contain additional information describing the error.

4.2.10. Device Control Register (Address-3F6[376])

This register is used to control the drive interrupt request and to issue an ATA soft reset to the drive. The bits are defined as follows:

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----|----|----|----|----|--------|------|----|
| НОВ | Х | Х | Х | 1 | SW Rst | -IEn | 0 |

- **Bit 7** This bit is used in 48-bit addressing mode. When cleared, the host can read the most recently written values of the Sector Count,Drive/Head and LBA registers. When set, the host will read the previous written values of these registers. A write to any Command block register will clear this bit.
- Bit 6 This bit is an X (Do not care).
- **Bit 5** This bit is an X (Do not care).
- Bit 4 This bit is an X (Do not care).
- **Bit 3** This bit is ignored by the drive.
- **Bit 2 (SW Rst)** This bit is set to 1 in order to force the drive to perform an AT Disk controller Soft Reset operation. The drive remains in Reset until this bit is reset to '0'.
- **Bit 1 (-IEn)** The Interrupt Enable bit enables interrupts when the bit is 0. When the bit is 1, interrupts from the drive are disabled. This bit is set to 0 at power on and Reset.
- **Bit 0** This bit is ignored by the drive.

4.2.11. Drive Address Register (Address 3F7[377])

This register is provided for compatibility with the AT disk drive interface. It is recommended that this register not be mapped into the host's I/O space because of potential conflicts on Bit 7. The bits are defined as follows:

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|------|------|------|------|------|-------|-------|
| Х | -WTG | -HS3 | -HS2 | -HS1 | -HS0 | -nDS1 | -nDS0 |

Bit 7 This bit is unknown.

Implementation Note:

Conflicts may occur on the host data bus when this bit is provided by a Floppy Disk Controller operating at the same addresses as the SSD. Following are some possible solutions to this problem:

- 1. Locate the SSD at a non-conflicting address (i.e., Secondary address (377) when a Floppy Disk Controller is located at the Primary addresses).
- 2. Do not install a Floppy and a SSD in the system at the same time.
- 3. Implement a socket adapter that can be programmed to (conditionally) tri-state D7 of I/0 address 3F7/377 when a SSD product is installed and conversely to tri-state D6-D0 of I/O address 3F7/377 when a floppy controller is installed.
- 4. Do not use the SSD's Drive Address register. This may be accomplished by either a) If possible, program the host adapter to enable only I/O addresses 1F0-1F7, 3F6 (or 170-177, 176) to the SSD or b) if provided use an additional Primary/Secondary configuration in the SSD that does not respond to accesses to I/O locations 3F7 and 377. With either of these implementations, the host software must not attempt to use information in the Drive Address Register.
- Bit 6 (-WTG) This bit is 0 when a write operation is in progress, otherwise, it is 1.
- **Bit 5 (-HS3)** This bit is the negation of bit 3 in the Drive/Head register.
- Bit 4 (-HS2) This bit is the negation of bit 2 in the Drive/Head register.
- **Bit 3 (-HS1)** This bit is the negation of bit 1 in the Drive/Head register.
- **Bit 2 (-HS0)** This bit is the negation of bit 0 in the Drive/Head register.
- Bit 1 (-nDS1) This bit is 0 when drive 1 is active and selected.

Bit 0 (-nDS0) This bit is 0 when the drive 0 is active and selected.

5.ATA Command Description

This section defines the software requirements and the format of the commands the host sends to the Industrial SSD products. Commands are issued by loading the required registers in the command block with the supplied parameters, and then writing the command code to the Command Register.

5.1. ATA Command Set

Table 5-9 summarizes the supported ATA command set with the paragraphs that follow describing the individual commands and the task file for each.

| | | Cada | 50 | | | CV | DU | |
|-------|--------------------------------|---------------|-----------|----|----|----|----|-----|
| Class | COMMAND | Code | FK | SC | SN | Cr | DH | LBA |
| 1 | Check Power Mode | E5h or 98h | - | - | - | - | D | - |
| 1 | Execute Drive Diagnostic | 90h | - | - | - | - | - | - |
| 1 | Erase Sector(s) | C0h | - | Y | Y | Y | Y | Y |
| 2 | Format Track | 50h | - | Y | - | Y | Y | Y |
| 1 | Identify Drive | ECh | - | - | - | - | D | - |
| 1 | Idle | E3h or 97h | - | Y | - | - | D | - |
| 1 | Idle Immediate | E1h or 95h | - | - | - | - | D | - |
| 1 | Initialize Drive Parameters | 91h | - | Y | - | - | Y | - |
| 1 | Read Buffer | E4h | - | - | - | - | D | - |
| 1 | Read Multiple | C4h | - | Y | Y | Y | Y | Y |
| 1 | Read Long Sector | 22h or 23h | - | - | Y | Y | Y | Y |
| 1 | Read Sector(s) | 20h or 21h | - | Y | Y | Y | Y | Y |

| Table 5-9. | ΑΤΑ | Command | Set |
|------------|-----|---------|-----|
|------------|-----|---------|-----|

| Class | COMMAND | Code | FR | SC | SN | СҮ | DH | LBA |
|-------|---------------------------|---------------|----|----|----|----|----|-----|
| 1 | Read Verify Sector(s) | 40h or 41h | - | Y | Y | Y | Y | Y |
| 1 | Recalibrate | 1Xh | - | - | - | - | D | - |
| 1 | Request Sense | 03h | - | - | - | - | D | - |
| 1 | Seek | 7Xh | - | - | Y | Y | Y | Y |
| 1 | Set Features | EFh | Y | - | - | - | D | - |
| 1 | Set Multiple Mode | C6h | - | Y | - | - | D | - |
| 1 | Set Sleep Mode | E6h or 99h | - | - | - | - | D | - |
| 1 | Stand By | E2h or 96h | - | - | - | - | D | - |
| 1 | Stand By Immediate | E0h or 94h | - | - | - | - | D | - |
| 1 | Translate Sector | 87h | - | Y | Y | Y | Y | Y |
| 1 | Wear Level | F5h | - | - | - | - | Y | - |
| 2 | Write Buffer | E8h | - | - | - | - | D | - |
| 2 | Write Long Sector | 32h or 33h | - | - | Y | Y | Y | Y |
| 3 | Write Multiple | C5h | - | Y | Y | Y | Y | Y |
| 3 | Write Multiple w/o Erase | CDh | - | Y | Y | Y | Y | Y |
| 2 | Write Sector(s) | 30h or 31h | - | Y | Y | Y | Y | Y |
| 2 | Write Sector(s) w/o Erase | 38h | - | Y | Y | Y | Y | Y |
| 2 | Write Verify Sector(s) | 3Ch | - | Y | Y | Y | Y | Y |

Definitions:

FR = Features Register, SC = Sector Count Register, SN = Sector Number Register, CY
= Cylinder Registers, DH = Drive/Drive/Head Register, LBA = Logical Block Address
Mode Supported (see command descriptions for use).

Y—The register contains a valid parameter for this command. For the Drive/Head Register Y means both the drive and head parameters are used; D—only the drive parameter is valid and not the head parameter.

6.S.M.A.R.T Feature Set

Cactus Technologies[®] Industrial SSDs support the following SMART commands, when loaded into the Feature Register:

| Value | Command |
|-------|---|
| D0h | SMART read data |
| D1h | SMART read attribute thresholds |
| D2h | SMART enable/disable attribute autosave |
| D8h | SMART enable operations |
| D9h | SMART disable operations |
| DAh | SMART return status |

The following sections describes these commands in detail.

6.1. SMART Enable Operations

This command enables access to the SMART features of Cactus Technologies[®] SSDs. For this command to take effect, the following signature bytes must be loaded:

Cylinder Low – 4Fh

Cylinder High - C2h

The state of SMART (enabled/disabled) is preserved across power cycles.

6.2. SMART Disable Operations

This command disables access to the SMART features of Cactus Technologies[®] SSDs. For this command to take effect, the following signature bytes must be loaded:

Cylinder Low – 4Fh

Cylinder High – C2h

The state of SMART (enabled/disabled) is preserved across power cycles.

6.3. SMART Enable/Disable Attribute Autosave

For this command to take effect, the following signature bytes must be loaded:

Sector Count - 00h or F1h

Cylinder Low – 4Fh

Cylinder High – C2h

This command is essentially a no-operation as the SMART attribute data is always available and kept current by the device..

6.4. SMART Read Data

For this command to take effect, the following signature bytes must be loaded:

Cylinder Low – 4Fh

Cylinder High – C2h

This command returns one sector of SMART data. The format of the returned data is as follows:

| Offset | Value | Description |
|-----------|-------|--|
| 0-1 | 0004h | SMART structure version |
| 2 – 361 | | Attribute entries 1 to 30 (12 bytes each) |
| 362 | 00h | Offline data collection status (no offline data collection) |
| 363 | 00h | Selftest execution status (selftest completed) |
| 364 – 365 | 0000h | Total time to complete offline data collection |
| 366 | 00h | |
| 367 | 00h | Offline data collection capability (none) |
| 368 369 | 0003h | SMART capabilities |
| 370 | 00h | Error logging capability (none) |
| 371 | 00h | |
| 372 | 00h | Short selftest routine recommended polling time |
| 373 | 00h | Extended selftest routine recommended polling time |
| 374 – 385 | 00h | Reserved |
| 386 – 387 | 0002h | SMART structure version |
| 388 – 391 | | Firmware commit counter |
| 392 – 395 | | Firmware wear level threshold |
| 396 | | Global wear leveling status: '0' – not active, '1' - active |
| 397 | | Global bad block management status: '0' – not active, '1' - active |
| 398 – 510 | 00h | |
| 511 | | Data structure checksum |

There are 6 attributes defined for the -3XX series products. The following sections describe in detail what these attributes are.

6.4.1. Spare Block Count Attribute

This attribute gives information about the amount of available spare blocks. The data structure of this attribute is as follows:

| Offset | Value | Description |
|--------|-------|---|
| 0 | 196 | Attribute ID |
| 1-2 | 0003h | Flags – Pre-fail type, attribute is updated during normal operation |

| 3 | Attribute value – the value returned here is the percentage of spare blocks remaining summed over all flash chips |
|---------|---|
| 4 - 5 | Initial number of spare blocks available for the flash chip with the lowest current number of spare blocks |
| 6 – 7 | Current number of spare blocks for the flash chip with the lowest current number of spare blocks |
| 8 – 9 | Initial available spare blocks for the entire drive |
| 10 - 11 | Current available spare blocks for the entire drive |

This attribute is used for the SMART Return Status command. If the attribute value is less than a preset threshold determined during at factory low level format process, the SMART Return Status will indicate a threshold exceeded condition.

6.4.2. Erase Count Attribute

This attribute gives information about the number of flash block erases performed. The data structure of this attribute is as follows:

| Offset | Value | Description |
|--------|-------|---|
| 0 | 229 | Attribute ID |
| 1-2 | 000Xh | Flags – Pre-fail or Advisory type, attribute is updated during normal operation |
| 3 | | Attribute value – the value returned here is an estimation of the percentage of card life remaining based on the number of flash block erases that have occurred and the target number of erases per flash block. |
| 4 - 11 | | Estimated total number of block erases |

This attribute is used for the SMART Return Status command. If the attribute value is less than a preset threshold determined during at factory low level format process, the SMART Return Status will indicate a threshold exceeded condition.

The target number of erases is set during factory low level format time. The attribute flag – Pre-fail or Advisory, is also set at that time.

6.4.3. Total ECC Error Attribute

This attribute gives information about the total number of ECC errors on flash read commands. The data structure of this attribute is as follows:

| Offset | Value | Description |
|--------|-------|---|
| 0 | 203 | Attribute ID |
| 1-2 | 0002h | Flags – Advisory type, attribute is updated during normal operation |
| 3 | 64h | Attribute value – fixed at 100 |

| 4 – 7 | Total number of ECC errors, correctable and uncorrectable |
|-------|---|
| 8-11 | |

6.4.4. Correctable ECC Error Attribute

This attribute gives information about the total number of correctable ECC errors on flash read commands. The data structure of this attribute is as follows:

| Offset | Value | Description |
|--------|-------|---|
| 0 | 204 | Attribute ID |
| 1-2 | 0002h | Flags – Advisory type, attribute is updated during normal operation |
| 3 | 64h | Attribute value – fixed at 100 |
| 4 – 7 | | Total number of correctable ECC errors |
| 8-11 | | |

6.4.5. UDMA CRC Error Attribute

This attribute gives information about the total number of UDMA CRC errors on flash read commands. The data structure of this attribute is as follows:

| Offset | Value | Description |
|--------|-------|---|
| 0 | 199 | Attribute ID |
| 1-2 | 0002h | Flags – Advisory type, attribute is updated during normal operation |
| 3 | 64h | Attribute value – fixed at 100 |
| 4 – 7 | | Total number of UDMA CRC errors |
| 8 - 11 | | |

6.4.6. Total Number of Reads Attribute

This attribute gives information about the total number of flash read commands. The data structure of this attribute is as follows:

| Offset | Value | Description |
|--------|-------|---|
| 0 | 232 | Attribute ID |
| 1-2 | 0002h | Flags – Advisory type, attribute is updated during normal operation |
| 3 | 64h | Attribute value – fixed at 100 |

4 - 11

Total number of flash read commands

6.5. SMART Read Attribute Threshold

For this command to take effect, the following signature bytes must be loaded:

Cylinder Low – 4Fh

Cylinder High - C2h

This command returns one sector of SMART attribute thresholds information. The format of the returned data is as follows:

| Offset | Value | Description |
|-----------|-------|---|
| 0-1 | 0002h | SMART structure version |
| 2 – 361 | | Attribute entries 1 to 30 (12 bytes each) |
| 362 - 510 | 00h | Reserved |
| 511 | | Data structure checksum |

The SMART attribute threshold entries are as follows:

6.5.1. Spare Block Count Attribute Threshold

| Offset | Value | Description |
|--------|-------|---|
| 0 | 196 | Attribute ID |
| 1 | | Spare block count attribute threshold defined during low level format |
| 2 - 11 | 00h | Reserved |

6.5.2. Erase Count Attribute Threshold

| Offset | Value | Description |
|--------|-------|---|
| 0 | 229 | Attribute ID |
| 1 | | Erase count attribute threshold defined during low level format |
| 2 - 11 | 00h | Reserved |

6.5.3. Total ECC Errors Attribute Threshold

| Offset | Value | Description |
|--------|-------|--------------|
| 0 | 203 | Attribute ID |
| 1 | 00h | None defined |
| 2 - 11 | 00h | Reserved |

6.5.4. Correctable ECC Errors Attribute Threshold

| Offset | Value | Description |
|--------|-------|--------------|
| 0 | 204 | Attribute ID |
| 1 | 00h | None defined |
| 2 - 11 | 00h | Reserved |

6.5.5. UDMA CRC Errors Attribute Threshold

| Offset | Value | Description |
|--------|-------|--------------|
| 0 | 199 | Attribute ID |
| 1 | 00h | None defined |
| 2 - 11 | 00h | Reserved |

6.5.6. Total Number of Reads Attribute Threshold

| Offset | Value | Description |
|--------|-------|--------------|
| 0 | 232 | Attribute ID |
| 1 | 00h | None defined |
| 2 - 11 | 00h | Reserved |

6.6. SMART Return Status

For this command to take effect, the following signature bytes must be loaded:

Cylinder Low – 4Fh

Cylinder High – C2h

This commands checks the health of the device. If either the Spare Block Count or the Erase Count attribute exceeded the factory preset threshold, signature values will be returned in the Cylinder Low/High registers as follows:

Cylinder Low - F4h

Cylinder High - 2Ch

If the thresholds are not exceeded, the Cylinder Low/High registers retains the initially loaded 4Fh/C2h values.

7. -3XX-P Firmware Specifications

The following sections describe in detail the enhanced firmware features available only in the Cactus Technologies[®] -3XX-P series SSD devices.

7.1. ATA Mode Security Feature Set

This feature set implements all the required commands of the ATA Security Mode Feature Set as defined in the ATA7 specifications. These commands are:

- Security Set Password (F1h)
- Security Unlock (F2h)
- Security Erase Prepare (F3h)
- Security Erase Unit (F4h)
- Security Freeze Lock (F5h)
- Security Disable Password (F6h)

Note that these are not Vendor Specific commands but rather an optional ATA feature set as documented in the ATA specifications. Please refer to the official ATA 7 documentation, INCITS 397-2005 (1532D), for details and specifics. The Cactus 303Pro implementation follows completely the command descriptions and state transitions as described in the ATA7 documentation.

7.2. CTLock[™]

The CTLockTM feature allows a Cactus Technologies[®] flash drive to be locked to a specific host. This can be used as a basic access control or IP protection mechanism and is a simple way to implement a drive lock function without the host having to implement the full ATA Security Feature Set. Note that it is recommended that the user implements either CTLockTM or the ATA Security Feature Set but not both at the same time.

The way the CTLockTM feature works is that the host, after having read the drive's Identify Drive information, which contains the drive's unique serial number and other Cactus Technologies[®] specific data, can then generate an unique Lock code, which it can then write into the drive. Once this Lock code is written using the CTLockTM command, the drive will default to 'VS Locked' mode upon the next power up or hard reset. The drive will not respond to any non-diagnostic ATA command until the host sends over the unlock code using the CTLockTM command. If the drive is unplugged from the original host system and plugged into a different host, data on the drive will not be accessible by the new host unless the new host also issues the CTLockTM command with the proper Lock code and the Unlock bit set.

The host can disable the CTLockTM feature by setting the Lock Erase bit using the CTLockTM command with the proper Lock code.

7.2.1. Command Structure

| Register | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------------|----------|---|---|---|---|---------------|--------|------|
| Feature | Reserved | | | | | Lock Erase | Unlock | Lock |
| Sector Count | 01h | | | | | | | |
| Sector Number | N/A | | | | | | | |
| Cylinder Low | N/A | | | | | | | |
| Cylinder High | N/A | | | | | | | |
| Drive/Head | 1 | 0 | 1 | D | 0 | 0 | 0 | 0 |
| Command | 83h | | | | | | | |

CTLock[™] command is a Vendor Specific ATA Command with the following task file structure:

CTLockTM is a PIO Data Out command. Upon issuing the command and receiving a data ready status from the drive, the host will send over 1 sector (512bytes) of data. The format of this data is as follows:

| byte | Description |
|--------|-------------|
| 00-31 | zeroes |
| 32-64 | Lock code |
| 65-511 | zeroes |

If this command is issued with Bit 0 of Feature Reg. set, the drive will enable the VS Lock mode. In this mode, the drive will not response to normal ATA data transfer commands until a CTLockTM command is issued with the same Lock code and the Unlock bit set. The only ATA commands that the drive will execute when in VS Lock mode are the following:

| Command | Opcode |
|--------------------------|--------|
| Check Power Mode | E5h |
| Execute Drive Diagnostic | 90h |

| Command | Opcode | | |
|-------------------|--------|--|--|
| Identify Drive | ECh | | |
| Idle | E3h | | |
| Idle Immediate | E1h | | |
| NOP | 00h | | |
| Read Buffer | E4h | | |
| Set Features | EFh | | |
| Set Multiple Mode | C6h | | |
| Sleep | E6h | | |
| Standby | E2h | | |
| Standby Immediate | E0h | | |
| Write Buffer | E8h | | |

If the CTLockTM command is issued with the Lock code and bit 2 of Feature Reg. set, the previously saved Lock code will be erased and the drive will revert back to normal operation with VS Lock disabled. To re-enable the VS Lock mode, the host must reissue a CTLockTM command with a Lock code and the Lock bit set.

Note that bits 0,1 & 2 of the Feature Reg. are mutually exclusive. If the CTLockTM command is issued with more than one of the above 3 bits set, the command will be rejected and an error status returned.

7.3. CTPurge[™]

This feature allows the host to issue a single command and erase all the content of the flash drive. There are various options available to control how thoroughly the erasure is to be carried out, so that it can meet various published standards. This operation will erase all data on the flash, including bad blocks, internal data structures, re-assigned blocks and reserve blocks. After the CTPurge[™] operation, the card/drive will no longer be accessible by the host and must be replaced.

The drive's firmware keeps track of the status of the CTPurgeTM operation. If power is interrupted while CTPurgeTM is in progress, the purge operation will resume when power is reapplied.

7.3.1. Command Structure

The host can initiate a CTPurge[™] operation by issuing the following Vendor Specific Command:

| Register | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------------|-------------|---|---|---|---|---|---|---|
| Features | Count | | | | | | | |
| Sector Count | Opcode | | | | | | | |
| Sector Number | Parameter 1 | | | | | | | |
| Cylinder Low | Parameter 2 | | | | | | | |
| Cylinder High | Reserved | | | | | | | |
| Drive/Head | 1 | 0 | 1 | D | 0 | 0 | 0 | 0 |
| Command | 82h | | | • | | | | |

The Opcode field is partitioned into groups of 2 bits each with the following definitions:

bit[7:6] These two bits determine how many sequences to perform. The coding is as follows:

- 00 1 sequence
- 01 2 sequences
- 10 3 sequences
- 11 reserved
- bit[5:4] These two bits determine the type of operation to be performed for sequence 3.
 - The coding is as follows:
 - 00 erase only
 - 01 erase and overwrite with random data
 - 10 erase and overwrite with character defined in parameter 1
 - 11 erase and overwrite with character defined in parameter 2
- bit[3:2] These two bits determine the type of operation to be performed for sequence 2.
 - The coding is the same as for sequence 3.
- bit[1:0] These two bits determine the type of operation to be performed for sequence 1.

The coding is the same as for sequence 3.

For sequence 1, an optional 'count' can be specified. If count=0, the sequence is performed only once. For non-zero counts, the sequence is repeated for count+1 times. By default, if none of the optional parameters are specified, the firmware will perform an erase only operation when this command is issued.

7.3.2. Standard Compliance

The CTPurge[™] command structure allows the operation to meet a variety of specified sanitizing procedures. The table below shows the command entry for each type of specified sanitizing procedure.

| Operation | Opcode | Parameter 1 | Parameter 2 | Count |
|---|--------|-------------|-------------|-------|
| Erase only (default) | 0x00 | 0x00 | 0x00 | 0x00 |
| Erase and overwrite with random data once | 0x01 | 0x00 | 0x00 | 0x00 |

| Operation | Opcode | Parameter 1 | Parameter 2 | Count |
|---|--------|-------------|----------------------------|-------|
| Erase and overwrite with random data N times | 0x01 | 0x00 | 0x00 | N-1 |
| USA-AF AFSSI 5020 | 0x9E | 0x00 | 0xFF | 0x00 |
| Erase and overwrite with zeroes, then erase and overwrite with ones, then erase and overwrite with random data | | | | |
| USA Navy NAVSO P- 5239-26 | 0x45 | 0x00 | 0x00 | 0x00 |
| Erase and overwrite with random data, then erase and overwrite with random data again | | | | |
| DoD 5220.22-M | 0x42 | Character | 0x00 | 0×00 |
| Erase and overwrite with single character, then erase again | | | | |
| NSA Manual 130-2 | 0x49 | Character | 0x00 | 0x01 |
| Erase and overwrite with random character 2 times, then erase and overwrite with a character | | | | |
| NSA Manual 9-12 | 0x02 | Character | 0x00 | 0x00 |
| Erase and overwrite with single character | | | | |
| USA-Army 380-19 | 0xb9 | Character | Complement of | 0x00 |
| Erase and overwrite with random data, erase and overwrite with a character, then erase and overwrite with complement of the character | | | | |
| NISPOMSUP Chap.8, Sect.8-501 | 0x9e | Character | Complement of Character | 0x00 |
| Erase and overwrite with a character, its complement, and then random data | | | | |

| Operation | Opcode | Parameter 1 | Parameter 2 | Count |
|--|--------|-------------|-------------|-------|
| IREC (IRIG) 106 | 0x8e | 0x55 | 0xAA | 0×00 |
| Erase and overwrite with 0x55, then erase and overwrite with 0xAA, then erase | | | | |

7.3.3. Status Reporting

When CTPurge[™] is completed, the drive will return ready status but will no longer be able to process any new ATA commands as all internal firmware has been erased.

7.3.4. Time and Power Requirements

The time required to perform a CTPurge[™] operation depends on the capacity of the drive and the type of purge operation that is being performed. The host should ensure that power to the card/drive is maintained for the entire duration during the purge process. The following table lists some typical numbers that can be expected.

| Capacity | Default Purge | DoD 5220.22-M | NSA 130-2 |
|----------|---------------|---------------|------------|
| 4GB | 12s | 3min. 28s | 13min. 15s |
| 8GB | 23s | 7min. 8s | 26min. 51s |
| 16GB | 47s | 15min. 45s | 59min. 55s |
| 32GB | 43s | 24min. 31s | 95min 30s |

The power consumption during a CTPurge[™] operation is also dependent on drive capacity, the type of purge operation requested and, to a lesser extent, the particular overwrite pattern used. Some typical numbers are shown below:

| Capacity | Power Consumption | |
|----------|-------------------|--|
| | (default Purge) | |
| 4GB | 79mA | |
| 8GB | 82mA | |
| 16GB | 79mA | |
| 32GB | 81mA | |

7.4. CTWProt[™]

CTWPROTTM enables write protect function on the entire Cactus Technologies[®] drive. This feature can be activated in hardware or software. Hardware activation is by a mechanical write protect jumper.

The write protect setting is checked only at power on time and cannot be changed while the device is in use. When the write protect function is activated, all subsequent Write commands that attempt to store data to the flash memory will be silently aborted. The write commands will be accepted without error but no data is actually written to the flash devices. Cactus Technologies® SSD supports the ATA Request Sense command (03H). This command is now obsolete but was used in earlier ATA standards for the drive to report extended error codes. If the host issues this command immediately following the write command, it will return an extended error code of 27H in the Error register to indicate to the host that there is a write protect violation.

7.4.1. Command Structure

The CTWPROTTM command is a Vendor Specific Command with the following task file structure:

| Register | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------------|--------------------------|---|---|----|---|---|---|---|
| Feature | Optional password byte 0 | | | | | | | |
| Sector Count | command code | | | | | | | |
| Sector Number | Optional password byte 1 | | | | | | | |
| Cylinder Low | Optional password byte 2 | | | | | | | |
| Cylinder High | Optional password byte 3 | | | | | | | |
| Drive/Head | 1 | 1 | 1 | D | 0 | 0 | 0 | 0 |
| Command | | • | | C2 | า | | | |

CTWPROT[™] is a non data transfer command. The usage of the command code is as follows:

- 12d: enable write protect
- 13d: disable write protect
- 15d: enable permanent write protect; if this command is issued, the drive will be in a permanent write protected state which cannot be disabled by issuing command 13.
- 22d: enable write protect with password; the 32-bit password is specified in the feature, sector number, cylinder low and high registers
- 23d: disable write protect with password; the same password used when enabling

All other command codes are reserved for future use.

The effects of the above command codes in various states is shown below:

| Command | Device State | | | | | |
|---------|----------------------------------|----------------------------|---|--------------|--|--|
| Code | Normal | WP | WP w/ password | WP Permanent | | |
| 12 | Go to WP state | No effect | No effect | No effect | | |
| 13 | No effect | Go to Norma l state | Return error | No effect | | |
| 15 | Go to WP Permanen t state | No effect | No effect | No effect | | |
| 22 | Go to WP w/ password state | No effect | No effect | No effect | | |
| 23 | No effect | Go to Normal state | Password correct => go to Normal state | No effect | | |
| | | | Password incorrect => return error | | | |

The current Write Protect status is reported in Identify Drive data word 129, bit 8. It write protection is enabled, bit 8 is set to '1', otherwise, it is '0'.

Appendix A. Ordering Information

Model KDXFY-30MZ-P

Where: X is drive capacities: 128M ------ 128MB 256M ----- 256MB 512M ----- 512MB 1G ----- 1GB 2G ----- 2GB 4G ----- 4GB 8G ----- 8GB 16G ----- 16GB 32G ----- 32GB

Where Y is temperature: Blank ------ Standard temperature (0° C to +70° C)

I ----- Extended temperature (-45° C to +90° C)

Where M is DMA mode:

3 ----- DMA supported

4 ----- DMA disabled

Where Z is form factor:

Blank ----- 2.5" A ----- 1.8"

Where P is optional feature:

Blank ------ standard 300 series P ------ professional 300 series

Example:

| (1) 512MB 2.5" SSD | KD512MF-303 |
|--|---------------|
| (2) 1GB 1.8" SSD Extended Temp | KD1GFI-303A |
| (3) 2GB 2.5" SSD | KD2GF-303 |
| (4) 128MB 1.8" SSD Extended Temp | KD128MFI-303A |
| (5) 1GB 2.5" Professional Series SSD - | KD1GF-303-P |

Appendix B.Technical Support Services

B.1.Direct Cactus Technical Support

Cactus Technologies Limited Suite C, 15/F, Capital Trade Center 62 Tsun Yip Street, Kwun Tong Kowloon, Hong Kong

Tel: +852-27972261 Fax: +852-27973777 Email: tech@cactus-tech.com

Appendix C.Cactus Worldwide Sales Offices

Cactus Technologies Limited Suite C, 15/F, Capital Trade Center 62 Tsun Yip Street, Kwun Tong Kowloon, Hong Kong

Tel: +852-27972277 Fax: +852-27973777 Email: <u>sales@cactus-tech.com</u>

US Office:

Cactus USA 3112 Windsor Road , Suite A356 Austin, Texas 78703 Tel: (512) 775 0746 Email: <u>americas@cactus-tech.com</u>

Appendix D.Limited Warranty

I. WARRANTY STATEMENT

Cactus Technologies[®] warrants its Industrial Grade products only to be free of any defects in materials or workmanship that would prevent them from functioning properly for five years from the date of purchase. This express warranty is extended by Cactus Technologies Limited

II. GENERAL PROVISIONS

This warranty sets forth the full extent of Cactus Technologies responsibilities regarding the Cactus Technologies[®] Industrial Grade SSD products. In satisfaction of its obligations hereunder, Cactus Technologies[®], at its sole option, will either repair, replace or refund the purchase price of the product.

NOTWITHSTANDING ANYTHING ELSE IN THIS LIMITED WARRANTY OR OTHERWISE, THE EXPRESS WARRANTIES AND OBLIGATIONS OF SELLER AS SET FORTH IN THIS LIMITED WARRANTY, ARE IN LIEU OF, AND BUYER EXPRESSLY WAIVES ALL OTHER OBLIGATIONS, GUARANTIES AND WARRANTIES OF ANY KIND, WHETHER EXPRESS OR IMPLIED, INCLUDING WITHOUT LIMITATION, ANY IMPLIED WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE OR INFRINGEMENT, TOGETHER WITH ANY LIABILITY OF SELLER UNDER ANY CONTRACT, NEGLIGENCE, STRICT LIABILITY OR OTHER LEGAL OR EQUITABLE THEORY FOR LOSS OF USE, REVENUE, OR PROFIT OR OTHER INCIDENTAL OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION PHYSICAL INJURY OR DEATH, PROPERTY DAMAGE, LOST DATA, OR COSTS OF PROCUREMENT OF SUBSTITUTE GOODS, TECHNOLOGY OR SERVICES. IN NO EVENT SHALL THE SELLER BE LIABLE FOR DAMAGES IN EXCESS OF THE PURCHASE PRICE OF THE PRODUCT, ARISING OUT OF THE USE OR INABILITY TO USE SUCH PRODUCT, TO THE FULL EXTENT SUCH MAY BE DISCLAIMED BY LAW.

Cactus Technologies[®] products are not warranted to operate without failure. Accordingly, in any use of products in life support systems or other applications where failure could cause injury or loss of life, the products should only be incorporated in systems designed with appropriate redundancy, fault tolerant or back-up features.

III. WHAT THIS WARRANTY COVERS

For products found to be defective within five years of purchase, Cactus Technologies[®] will have the option of repairing or replacing the defective product, if the following conditions are met:

- A. The defective product is returned to Cactus Technologies[®] for failure analysis as soon as possible after the failure occurs.
- B. An incident drive filled out by the user, explaining the conditions of usage and the nature of the failure, accompanies each returned defective product.
- C. No evidence is found of abuse or operation of products not in accordance with the published specifications, or of exceeding storage or maximum ratings or operating conditions.

All failing products returned to Cactus Technologies[®] under the provisions of this limited warranty shall be tested to the product's functional and performance specifications. Upon confirmation of failure, each product will be analyzed, by whatever means necessary, to determine the root cause of failure. If the root cause of failure is found to be not covered by the above provisions, then the product will be returned to the customer with a report indicating why the failure was not covered under the warranty.

This warranty does not cover defects, malfunctions, performance failures or damages to the unit resulting from use in other than its normal and customary manner, misuse, accident or neglect; or improper alterations or repairs.

Cactus Technologies[®] reserves the right to repair or replace, at its discretion, any product returned by its customers, even if such product is not covered under warranty, but is under no obligation to do so.

Cactus Technologies[®] may, at its discretion, ship repaired or rebuilt products identified in the same way as new products, provided such drives meet or exceed the same published specifications as new products. Concurrently, Cactus Technologies[®] also reserves the right to market any products, whether new, repaired, or rebuilt, under different specifications and product designations if such products do not meet the original product's specifications.

IV. RECEIVING WARRANTY SERVICE

According to Cactus Technologies[®] warranty procedure, defective product should be returned only with prior authorization from Cactus Technologies Limited Please contact Cactus Technologies[®] Customer Service department with the following information: product model number and description, nature of defect, conditions of use, proof of purchase and purchase date. If approved, Cactus Technologies[®] will issue a Return Material Authorization or Product Repair Authorization number. Ship the defective product to:

Cactus Technologies Limited Suite C, 15/F, Capital Trade Center 62 Tsun Yip Street, Kwun Tong Kowloon, Hong Kong