

Industrial Grade DiskOnModule (DOM) -3XX Series Product Manual

Corporate Headquarters Suite C, 15/F, Capital Trade Center 62 Tsun Yip Street, Kwun Tong Kowloon, Hong Kong The information in this manual is believed to be accurate at the time of publication but is subject to change without notice. Cactus Technologies Limited shall not be liable for technical or editorial errors or omissions contained herein; nor for incidental or consequential damages resulting from the furnishing, performance, or use of this material.

Cactus Technologies[®] makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Cactus Technologies[®] assume any liability arising out of the application or use of its products, and specifically disclaims any and all liability, including without limitation consequential or incidental damages.

Cactus Technologies[®] products are not designed, intended or authorized for use as components in systems intended for surgical implant into the body or in other applications intended to support or sustain life or for any application where the failure of a Cactus Technologies[®] product can result in personal injury or death. Users of Cactus Technologies[®] products for such unintended and unauthorized applications shall assume all risk of such use and shall indemnify and hold Cactus Technologies[®] and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, costs, damages, expenses and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended and unauthorized use, even if such claim alleges that Cactus Technologies[®] was negligent regarding the design or manufacture of the part.

All parts of the Cactus Technologies[®] documentation are protected by copyright law and all rights are reserved. This documentation may not, in whole or in part, be copied, photocopied, reproduced, translated, or reduced to any electronic medium or machine-readable form without prior consent, in writing, from Cactus Technologies Limited.

© 2005-2016 Cactus Technologies Limited. All rights reserved.

Table of Contents

1. Introduction to Cactus Technologies Industrial Grade DOM -3XX Series Products	
1.1.Supported Standards	
1.2.Product Features	
1.2.1.Host and Technology Independence	2
1.2.2.Defect and Error Management	2
1.2.3.Intelligent Power Management	3
	Ъ
2.Power Supply Requirements.	
2.1.System Environmental Specifications	
2.3.System Performance	
2.4.System Reliability	
2.5.Physical Specifications	
2.5.1.DOM Physical Specifications	
2.6.Capacity Specifications	
3.Interface Description	10
3.1.DOM Pin Assignments and Pin Type	
3.2.Signal Description	
3.3.Electrical Specification	
3.3.1.Absolute Maximum Ratings	
3.3.2.DC Characteristics	12
3.3.3.AC Characteristics	13
3.4.I/O Transfer Function	13
4.ATA Drive Register Set Definition and Protocol	13
4.1.Task File Addressing	
4.2.ATA Registers	
4.2.1.Data Register (Address—1F0[170])	
4.2.2.Error Register (Address—1F1[171]; Read Only)	
4.2.3.Feature Register (Address—1F1[171]; Write Only)	
4.2.4.Sector Count Register (Address—1F2[172])	
4.2.5.Sector Number (LBA 7-0) Register (Address—1F3[173])	
4.2.6.Cylinder Low (LBA 15-8) Register (Address—1F4[174])	
4.2.7.Cylinder High (LBA 23-16) Register (Address—1F5[175])	15
4.2.8.Drive/Head (LBA 27-24) Register (Address 1F6[176])	15
4.2.9. Status and Alternate Status Registers (Address 1F7[177] and 3F6[376])	16
4.2.10.Device Control Register (Address—3F6[376])	16
4.2.11.Drive Address Register (Address 3F7[377])	
	10
5.ATA Command Set	1/
6.S.M.A.R.T Feature Set	
6.1.SMART Enable Operations	
6.2.SMART Disable Operations	
6.3.SMART Enable/Disable Attribute Autosave	
6.4.SMART Read Data	
6.4.1.Spare Block Count Attribute	
6.4.2.Erase Count Attribute	
6.4.3.Total ECC Error Attribute	
6.4.4.Correctable ECC Error Attribute	22

6.4.5.UDMA CRC Error Attribute	22
6.4.6.Total Number of Reads Attribute	23
6.5.SMART Read Attribute Threshold	23
6.5.1.Spare Block Count Attribute Threshold	23
6.5.2.Erase Count Attribute Threshold	24
6.5.3. Total ECC Errors Attribute Threshold	24
6.5.4.Correctable ECC Errors Attribute Threshold	24
6.5.5.UDMA CRC Errors Attribute Threshold	24
6.5.6.Total Number of Reads Attribute Threshold	24
6.6.SMART Return Status	25

1.Introduction to Cactus Technologies Industrial Grade DOM -3XX Series Products

Features:

- Solid state design with no moving parts
- Plugs into industry standard IDE 40/44 pin sockets
- Supports ATA PIO Modes 0-4
- Supports MultiWord DMA Modes 0-2
- Supports UDMA Modes 0-4
- Supports S.M.A.R.T. Feature Set
- High reliability, MTBF > 4,000,000 hrs.
- Enhanced error correction, $< 1 \text{ error in } 10^{14} \text{ bits read}$
- Comes in Vertical, Horizontal Left and Horizontal Right configurations
- Dual voltage support: 3.3V/5.0V

Overview:

Cactus Technologies[®] DiskOnModule (DOM) is a low capacity solid-state flash memory product that complies with the ANSI ATA standard and is electrically compatible with an IDE disk drive. Cactus Technologies[®] DOMs provide up to 8GB of formatted storage capacity and is designed to plug in directly to IDE connectors on an industrial PC motherboard. Cactus Technologies[®] DOMs are designed to be used in applications which requires a low capacity solid state disk that is IDE compatible.

Cactus Technologies[®] Industrial Grade DOM product uses high quality flash memory from well known vendors, such as Toshiba Corporation. In addition, it includes an on-drive intelligent controller that manages interface protocols, data storage and retrieval as well as ECC, defect handling and diagnostics, power management, and clock control.

1.1. Supported Standards

Cactus Technologies[®] DOM is fully electrically compatible with the following specification:

• ATA 5 Specification published by ANSI: X3.221 AT Attachment Interface for Disk Drives

1.2. Product Features

Cactus Technologies[®] Industrial DOM contains a high level, intelligent controller. This intelligent controller provides many capabilities including the following:

- Standard ATA register and command set (same as found on most magnetic disk drives).
- Management of erasing and programming the flash memory independent of the host system
- Sophisticated defect managing capabilities (similar to magnetic disk drives).
- Sophisticated system for error recovery using powerful error correction code (ECC).
- Intelligent power management for low power operation.

1.2.1. Host and Technology Independence

Cactus Technologies[®] Industrial DOM appears as a standard ATA disk drive to the host system. The drive utilizes a 512-byte sector which is the same as that in an IDE magnetic disk drive. To write or read a sector (or multiple sectors), the host computer software simply issues an ATA Read or Write command to the drive as per the ATA protocol. The host software then waits for the command to complete. The host system does not get involved in the details of how the flash memory is erased, programmed or read as this is all managed by the built-in controller in the drive. Also, with the intelligent on-board controller, the host system software will not require changing as new flash memory evolves. Thus, systems that support the Cactus Technologies[®] Industrial DOM products today will continue to work with future Cactus Technologies[®] Industrial DOMs built with new flash technology without having to update or change host software.

1.2.2. Defect and Error Management

Cactus Technologies[®] Industrial DOM contains a sophisticated defect and error management system similar to those found in magnetic disk drives. The defect management is completely transparent to the host and does not consume any user data space.

The soft error rate for Cactus Technologies[®] Industrial DOMs is much lower than that of magnetic disk drives. In the extremely rare case where a read error does occur, the drive has sophisticated ECC to recover the data.

These defect and error management systems, coupled with the solid-state construction, give Cactus Technologies[®] Industrial DOMs unparalleled reliability.

1.2.3. Intelligent Power Management

Cactus Technologies[®] Industrial DOM employs sophisticated power management algorithms to conserve power. Upon completion of a command, the drive will automatically enter sleep mode if no further commands are received. In most situations, the drive will be in sleep mode except when the host is accessing it, thus conserving power.

When the drive is in sleep mode, any command issued to the drive will cause it to exit sleep and respond.

2.Power Supply Requirements

Cactus Technologies[®] Industrial DOM is a dual voltage product, which means it will operate at a voltage range of 3.30 volts $\pm 10\%$ or 5.00 volts $\pm 10\%$.Product Specifications

For all the following specifications, values are defined at ambient temperature and nominal supply voltage unless otherwise stated.

2.1. System Environmental Specifications

	-	
		Cactus Technologies® DOM
Temperature	Operating:	0° C to +70° C (Standard) -45° C to +90° C (Extended)
Humidity	Operating & Non- Operating:	8% to 95%, non- condensing
Acoustic Noise		0 dB
Vibration	Operating & Non- Operating:	20 G MIL-STD-883G Method 2005.2 condition A
Shock	Operating & Non- Operating:	3000G MIL-STD-883G Method 2002.3 condition C
Altitude (relative to sea level)	Operating & Non- Operating:	100,000 feet maximum

Table 2-2.1. Environmental Specifications

2.2. System Power Requirements

	Cactus Technologies [®] Industrial DOM
DC Input Voltage	3.3V ±10%
(VCC) 100 mV max.	or
ripple (p-p)	5V ±10%

Table 2-2.2.	Power	Requirem	ents
--------------	-------	----------	------

(Maximum	Sleep:	500 μA
Average Value)	Reading:	220 mA
See Notes.	Writing:	180 mA

NOTES: All values quoted are worst case at low temperature and high supply voltage unless otherwise stated.

Sleep mode is specified under the condition that all drive inputs are static CMOS levels and in a "Not Busy" operating state.

2.3. System Performance

All performance timings are typical values under normal operating conditions and assuming the drive controller is in the default (i.e., fastest) mode.

Start Up Times	Reset to ready:	35 msec typical
Read Transfer Rate		35.0 MBytes/sec
Write Transfer Rate		20.0 MBytes/sec
Controller Overhead	Command to DRQ	2 msec maximum

 Table 2-2.3.
 Performance

2.4. System Reliability

Table 2-2.4. Reliability


MTBF (@ 25°C)	> 4,000,000 hours
Data Reliability	< 1 non-recoverable error in 10^{14} bits READ
Endurance:	> 2,000,000 erase/program cycles

2.5. Physical Specifications


The following sections provide the physical specifications for Cactus Technologies[®] Industrial DOM products.

2.5.1. DOM Physical Specifications


Refer to Figure 2-1 for Cactus Technologies[®] 40-pin DOM physical specifications and dimensions and Figure 2-2 for Cactus Technologies[®] 44-pin DOM physical specifications.




Horizontal Version 40PIN, Left-Oriented



Horizontal Version 40PIN, Right-Oriented













Figure 2-2.1. 40-pin DOM physical specifications












Figure 2-2.2 44-pin DOM physical specifications

2.6. Capacity Specifications

Cactus Technologies[®] DOM products are available in capabilities of 128MB, 256MB, 512MB, 1GB, 2GB, 4GB and 8GB.

3.Interface Description

The following sections provide detailed information on the Cactus Technologies[®] Industrial DOM interface.

3.1. DOM Pin Assignments and Pin Type

The signal/pin assignments are listed in Table 3-3.1. Low active signals have a "-" prefix. Pin types are Input, Output or Input/Output. Sections 3.3.1 to 3.3.4 define the DC characteristics for all input and output type structures.

		-			71 ²
Pin #	Signal Name	Pin Type	Pin #	Signal Name	Pin Type
1	-Reset	I	2	GND	
3	Data 7	I/O	4	Data 8	I/O
5	Data 6	I/O	6	Data 9	I/O
7	Data 5	I/O	8	Data 10	I/O
9	Data 4	I/O	10	Data 11	I/O

Table 3-3.1.	40/44 DOM	Pin Assignments	and Pin Type
--------------	-----------	------------------------	--------------

Pin #	Signal Name Pin Type			Pin #	Signal Name	Pin Type
11	Data 3	I/O		12	Data 12	I/O
13	Data 2	I/O		14	Data 13	I/O
15	Data 1	I/O		16	Data 14	I/O
17	Data 0	I/O		18	Data 15	I/O
19	GND			20	Key /Vcc ¹	
21	-DMARQ	0		22	GND	
23	-IOW / STOP	I		24	GND	
25	25 -IOR / HSTROBE I / -HDMARDY			26	GND	
27	27 IORDY / O -DDMARDY / DSTROBE			28	-CSEL	I
29	-DMACK	к і		30	GND	
31	IRQ	0		32	-IOCS16	0
33	A1	I		34	-PDIAG	I/O
35	A0	I		36	A2	I
37	-CS0	I		38	-CS1	I
39	-DASP	I/O		40	GND	
41	Vcc			42	Vcc	
43	GND			44	Reserved	

Note: Pins 41-44 available on 44pin DOMs only

1: Pin 20 can be used as an alternate Vcc supply input for the 40-pin DOM. If not used as alternate Vcc pin, this pin should be left unconnected.

3.2. Signal Description

Table 3-3.2 describes the I/O signals. Signals whose source is the host are designated as inputs while signals that the DOM sources are outputs. The DOM logic levels conform to those specified in the ANSI ATA Specification.

Signal Name	Dir	Description
A2—A0	Ι	A[2:0] is used to select the one of eight registers in the Task File.
-PDIAG	I/O	This input/output is the Pass Diagnostic signal in the Master/Slave handshake protocol.
-DASP	I/O	This input/output is the Disk Active/Slave Present signal in the Master/Slave handshake protocol.
-CS0, -CS1	Ι	-CS0 is the chip select for the task file registers while -CS1 is used to select the Alternate Status Register and the Device Control Register.
-CSEL	I	This internally pulled up signal is used to configure this device as a Master or a Slave. When this pin is grounded, this device is configured as a Master. When the pin is open, this device is configured as a Slave.
D15—D00	I/O	These lines carry the Data, Commands and Status information between the host and the controller. D00 is the LSB of the Even Byte of the Word. D08 is the LSB of the Odd Byte of the Word. All Task File operations occur in byte mode on the low order bus D00-D07 while all data transfers are 16 bits using D00-D15.
GND		Ground.

Table 3-3.2. Signal Description

Signal Name	Dir	Description
-IORD	I	When UDMA protocol is not active, this is an I/O Read strobe generated by the host which gates I/O data onto the bus from the DOM.
-HDMARDY		When UDMA Read protocol is active, this signal is asserted by the host to indicate that it is ready to receive data-in bursts.
HSTROBE		When UDMA Write protocol is active, this signal is the data out strobe sent by the host. Data is latched by the device on both rising and falling edges of this strobe.
-IOWR	I	When UDMA protocol is not active, this is the I/O Write strobe pulse which is used to clock I/O data on the Data bus into the DOM. The clocking will occur on the negative to positive edge of the signal (trailing edge).
STOP		When UDMA protocol is active, this signal is asserted by the host to terminate the UDMA transfer.
INTRQ	0	This signal is the active high Interrupt Request to the host.
-RESET	I	This input pin is the active low hardware reset from the host.
VCC		+5 V, +3.3 V power.
-IORDY	0	When UDMA protocol is not active, this signal is driven by the device to extend the I/O cycle in progress.
-DDMARDY		When UDMA Write protocol is active, this signal is asserted by the device to indicate that it is ready to receive a data-out burst.
DSTROBE		When UDMA Read protocol is active, this signal is the data strobe sent by the device to the host. The host latches the data on both rising and falling edges of this strobe.
-IOCS16	0	This output signal is asserted low when this device is expecting a word data transfer cycle.
DMARQ	0	This signal is driven by the DOM to request DMA data transfer to/from the host.
DMACK-	I	This signal is driven by the host in response to a DMA request by the DOM.

3.3. Electrical Specification

The following table defines all D.C. Characteristics for the DOM Series. Unless otherwise stated, conditions are:

Vcc = 5V \pm 10% or Vcc = 3.3V \pm 10% Ta = -45°C to 90°C

3.3.1. Absolute Maximum Ratings

Parameter	Symbol	MIN	ΜΑΧ	Unit s
Storage Temperature	Ts	-55	+125	°C
Operating Temperature	T _A	-45	+90	°C
Vcc with respect to GND	Vcc	-0.3	6.5	V

3.3.2. DC Characteristics

Parameter	Symbol	MIN	MAX	Units
Input Voltage	Vin	-0.5	Vcc + 0.5	V
Output Voltage	Vout	-0.3	Vcc + 0.3	V
Input Leakage Current	lu	-10	10	uA
Output Leakage Current	I _{LO}	-10	10	uA
Input/Output Capacitance	C _I /C _o		10	рF
Operating Current	I _{cc}			mA
Sleep Mode			0.6	
Active			280	

3.3.3. AC Characteristics

Cactus Technologies[®] DOM meets all the timing requirements as specified in the ATA5 standard. Please refer to the official ATA5 documentation for details on AC Timing diagrams and parameters.

3.4. I/O Transfer Function

Function Code	-CE2	-CE1	A0	-IORD	-IOWR	D15-D8	D7-D0
Invalid Mode	L	L	Х	Х	Х	High Z	High Z
Standby Mode	Н	Н	Х	Х	Х	High Z	High Z
Task File Write	Н	L	1-7h	Н	L	Do not care	Data In
Task File Read	Н	L	1-7h	L	Н	High Z	Data Out
Data Register Write	н	L	0	Н	L	Odd-Byte In	Even-Byte In
Data Register Read	н	L	0	L	Н	Odd-Byte Out	Even-Byte Out
Control Register Write	L	Н	6h	Н	L	Do not care	Control In
Alt Status Read	L	Н	6h	L	Н	High Z	Status Out

Table 3-7defines the function of the operations for the DOM.

Table 3-7. DOM I/O Function

4.ATA Drive Register Set Definition and Protocol

The communication to or from the DOM is done using the Task File registers, which provide all the necessary registers for control and status information. The ATA interface connects peripherals to the host using four register mapping methods. Table 4-4.1 is a detailed description of these methods.

Address	Drive #	Description
1F0-1F7, 3F6-3F7	0	Primary I/O Mapped Drive 0
1F0-1F7, 3F6-3F7	1	Primary I/O Mapped Drive 1
170-177, 376-377	0	Secondary I/O Mapped Drive 0
170-177, 376-377	1	Secondary I/O Mapped Drive 1

 Table 4-4.1. I/O Configurations

4.1. Task File Addressing

I/O decoding to access the task file registers is as listed in Table 4-4.2.

-CE2	-CE1	A2	A1	A 0	-IORD=0	-IOWR=0
1	0	0	0	0	RD Data	WR Data
1	0	0	0	1	Error Register	Features
1	0	0	1	0	Sector Count	Sector Count
1	0	0	1	1	Sector No.	Sector No.
1	0	1	0	0	Cylinder Low	Cylinder Low
1	0	1	0	1	Cylinder High	Cylinder High
1	0	1	1	0	Select Drive/Head	Select Drive/Head
1	0	1	1	1	Status	Command
0	1	1	1	0	Alt Status	Device Control
0	1	1	1	1	Drive Address Reserved	

Table 4-4.2. Task File I/O Decoding

4.2. ATA Registers

4.2.1. Data Register (Address—1F0[170])

The Data Register is a 16-bit register, and it is used to transfer data blocks between the DOM data buffer and the Host.

4.2.2. Error Register (Address—1F1[171]; Read Only)

This register contains additional information about the source of an error when an error is indicated in bit 0 of the Status register. The bits are defined as follows:

D7	D6	D5	D4	D3	D2	D1	D0
BBK	UNC	0	IDNF	0	ABRT	0	AMNF

Bit 7 (BBK) Bit 6 (UNC)	This bit is set when a Bad Block is detected. This bit is set when an Uncorrectable Error is encountered.
Bit 5	This bit is 0.
Bit 4 (IDNF)	The requested sector ID is in error or cannot be found.
Bit 3	This bit is 0.

14

- Bit 2 (Abort)This bit is set if the command has been aborted because of a status condition: (Not
Ready, Write Fault, etc.) or when an invalid command has been issued.Bit 1This bit is 0.
- **Bit 0 (AMNF)** This bit is set in case of a general error.

4.2.3. Feature Register (Address—1F1[171]; Write Only)

This register provides information regarding features of the DOM that the host can utilize.

4.2.4. Sector Count Register (Address—1F2[172])

This register contains the number of sectors of data requested to be transferred on a read or write operation between the host and the DOM. If the value in this register is zero, a count of 256 sectors is specified. If the command was successful, this register is zero at command completion. If not successfully completed, the register contains the number of sectors that need to be transferred in order to complete the request.

4.2.5. Sector Number (LBA 7-0) Register (Address—1F3[173])

This register contains the starting sector number or bits 7-0 of the Logical Block Address (LBA) for any DOM data access for the subsequent command.

4.2.6. Cylinder Low (LBA 15-8) Register (Address—1F4[174])

This register contains the low order 8 bits of the starting cylinder address or bits 15-8 of the Logical Block Address.

4.2.7. Cylinder High (LBA 23-16) Register (Address—1F5[175])

This register contains the high order bits of the starting cylinder address or bits 23-16 of the Logical Block Address.

4.2.8. Drive/Head (LBA 27-24) Register (Address 1F6[176])

The Drive/Head register is used to select the drive and head. It is also used to select LBA addressing instead of cylinder/head/sector addressing. The bits are defined as follows:

D7	D6	D5	D4	D3	D2	D1	D0
1	LBA	1	DRV	HS3	HS2	HS1	HS0

Bit 7 This bit is set to 1.

Bit 6	LBA is a flag to select either Cylinder/Head/Sector (CHS) or Logical Block Address Mode (LBA). When LBA=0, Cylinder/Head/Sector mode is selected. When LBA=1, Logical
	Block Address is selected. In Logical Block Mode, the Logical Block Address is
	interpreted as follows:
	LBA07-LBA00: Sector Number Register D7-D0.
	LBA15-LBA08: Cylinder Low Register D7-D0.
	LBA23-LBA16: Cylinder High Register D7-D0.
	LBA27-LBA24: Drive/Head Register bits HS3-HS0.
Bit 5	This bit is set to 1.

- **Bit 4 (DRV)** This bit will have the following meaning. DRV is the drive number. When DRV=0, drive 0 is selected When DRV=1, drive 1 is selected.
- **Bit 3 (HS3)** When operating in the Cylinder, Head, Sector mode, this is bit 3 of the head number. It is Bit 27 in the Logical Block Address mode.
- **Bit 2 (HS2)** When operating in the Cylinder, Head, Sector mode, this is bit 2 of the head number. It is Bit 26 in the Logical Block Address mode.
- **Bit 1 (HS1)** When operating in the Cylinder, Head, Sector mode, this is bit 1 of the head number. It is Bit 25 in the Logical Block Address mode.
- **Bit 0 (HS0)** When operating in the Cylinder, Head, Sector mode, this is bit 0 of the head number. It is Bit 24 in the Logical Block Address mode.

4.2.9. Status and Alternate Status Registers (Address 1F7[177] and 3F6[376])

These registers return the status when read by the host. Reading the Status register does clear a pending interrupt while reading the Auxiliary Status register does not. The meaning of the status bits are described as follows:

D7	D6	D5	D4	D3	D2	D1	D0
BUSY	RDY	DWF	DSC	DRQ	CORR	0	ERR

Bit 7 (BUSY) The busy bit is set when the device has access to the command buffer and registers and the host is locked out from accessing the command register and buffer. No other bits in this register are valid when this bit is set to a 1.

- **Bit 6 (RDY)** RDY indicates whether the device is capable of performing operations requested by the host. This bit is cleared at power up and remains cleared until the device is ready to accept a command.
- **Bit 5 (DWF)** This bit, if set, indicates a write fault has occurred.
- Bit 4 (DSC) This bit is set when the device is ready.
- **Bit 3 (DRQ)** The Data Request is set when the device requires that information be transferred either to or from the host through the Data register.
- **Bit 2 (CORR)** This bit is set when a Correctable data error has been encountered and the data has been corrected. This condition does not terminate a multi-sector read operation.
- Bit 1 (IDX) This bit is always set to 0.
- **Bit 0 (ERR)** This bit is set when the previous command has ended in some type of error. The bits in the Error register contain additional information describing the error.

4.2.10. Device Control Register (Address—3F6[376])

This register is used to control the drive interrupt request and to issue an ATA soft reset to the drive. The bits are defined as follows:

D7	D6	D5	D4	D3	D2	D1	D0
Х	Х	Х	Х	1	SW Rst	-IEn	0

- Bit 7 This bit is an X (Do not care).
- Bit 6 This bit is an X (Do not care).
- Bit 5 This bit is an X (Do not care).
- Bit 4 This bit is an X (Do not care).
- **Bit 3** This bit is ignored by the drive.
- **Bit 2 (SW Rst)** This bit is set to 1 in order to force the drive to perform an AT Disk controller Soft Reset operation. The drive remains in Reset until this bit is reset to '0'.

Bit 1 (-IEn)The Interrupt Enable bit enables interrupts when the bit is 0. When the bit is 1,
interrupts from the drive are disabled. This bit is set to 0 at power on and Reset.Bit 0This bit is ignored by the drive.

4.2.11. Drive Address Register (Address 3F7[377])

This register is provided for compatibility with the AT disk drive interface. It is recommended that this register not be mapped into the host's I/O space because of potential conflicts on Bit 7. The bits are defined as follows:

D7	D6	D5	D4	D3	D2	D1	D0
Х	-WTG	-HS3	-HS2	-HS1	-HS0	-nDS1	-nDS0

Bit 7 This bit is unknown.

Implementation Note:

Conflicts may occur on the host data bus when this bit is provided by a Floppy Disk Controller operating at the same addresses as the DOM. Following are some possible solutions to this problem:

1. Locate the DOM at a non-conflicting address (i.e., Secondary address (377) when a Floppy Disk Controller is located at the Primary addresses).

2. Do not install a Floppy and a DOM in the system at the same time.

3. Implement a socket adapter that can be programmed to (conditionally) tri-state D7 of I/O address 3F7/377 when a DOM product is installed and conversely to tri-state D6-D0 of I/O address 3F7/377 when a floppy controller is installed.

4. Do not use the DOM's Drive Address register. This may be accomplished by either a) If possible, program the host adapter to enable only I/O addresses 1F0-1F7, 3F6 (or 170-177, 176) to the DOM or b) if provided use an additional Primary/Secondary configuration in the DOM that does not respond to accesses to I/O locations 3F7 and 377. With either of these implementations, the host software must not attempt to use information in the Drive Address Register.

Bit 6 (-WTG) This bit is 0 when a write operation is in progress, otherwise, it is 1.

Bit 5 (-HS3) This bit is the negation of bit 3 in the Drive/Head register.

Bit 4 (-HS2) This bit is the negation of bit 2 in the Drive/Head register.

- **Bit 3 (-HS1)** This bit is the negation of bit 1 in the Drive/Head register.
- **Bit 2 (-HS0)** This bit is the negation of bit 0 in the Drive/Head register.
- Bit 1 (-nDS1) This bit is 0 when drive 1 is active and selected.
- Bit 0 (-nDS0) This bit is 0 when the drive 0 is active and selected.

5.ATA Command Set

Table 5-5.1 summarizes the supported ATA command set.

Table 5-5.1.	ATA Command	Set
--------------	-------------	-----

COMMAND	Code	FR	SC	SN	СҮ	DH	LBA
Check Power Mode	E5h or 98h	-	-	-	-	D	-
Execute Drive Diagnostic	90h	-	-	-	-	-	-
Erase Sector(s)	C0h	-	Y	Y	Y	Y	Y
Format Track	50h	-	Y	-	Y	Y	Y
Identify Drive	ECh	-	-	-	-	D	-
Idle	E3h or 97h	-	Y	-	-	D	-

COMMAND	Code	FR	SC	SN	CY	DH	LBA
Idle Immediate	E1h or 95h	-	-	-	-	D	-
Initialize Drive Parameters	91h	-	Y	-	-	Y	-
Read Buffer	E4h	-	-	-	-	D	-
Read Multiple	C4h	-	Y	Y	Y	Y	Y
Read Long Sector	22h or 23h	-	-	Y	Y	Y	Y
Read Sector(s)	20h or 21h	-	Y	Y	Y	Y	Y
Read Verify Sector(s)	40h or 41h	-	Y	Y	Y	Y	Y
Recalibrate	1Xh	-	-	-	-	D	-
Request Sense	03h	-	-	-	-	D	-
Seek	7Xh	-	-	Y	Y	Y	Y
Set Features	EFh	Y	-	-	-	D	-
Set Multiple Mode	C6h	-	Y	-	-	D	-
Set Sleep Mode	E6h or 99h	-	-	-	-	D	-
Stand By	E2h or 96h	-	-	-	-	D	-
Stand By Immediate	E0h or 94h	-	-	-	-	D	-
Translate Sector	87h	-	Y	Y	Y	Y	Y
Wear Level	F5h	-	-	-	-	Y	-
Write Buffer	E8h	-	-	-	-	D	-
Write Long Sector	32h or 33h	-	-	Y	Y	Y	Y
Write Multiple	C5h	-	Y	Y	Y	Y	Y
Write Multiple w/o Erase	CDh	-	Y	Y	Y	Y	Y
Write Sector(s)	30h or 31h	-	Y	Y	Y	Y	Y
Write Sector(s) w/o Erase	38h	-	Y	Y	Y	Y	Y
Write Verify Sector(s)	3Ch	-	Y	Y	Y	Y	Y

Definitions: FR = Features Register, SC = Sector Count Register, SN = Sector Number Register, CY = Cylinder Registers, DH = Drive/Drive/Head Register, LBA = Logical Block Address Mode Supported (see command descriptions for use). Y—The register contains a valid parameter for this command. For the Drive/Head Register, Y means both the drive and head parameters are used; D—only the drive parameter is valid and not the head parameter.

6.S.M.A.R.T Feature Set

Cactus Technologies[®] DOM support the following SMART commands, when loaded into the Feature Register:

Value	Command
D0h	SMART read data

Value	Command
D1h	SMART read attribute thresholds
D2h	SMART enable/disable attribute autosave
D8h	SMART enable operations
D9h	SMART disable operations
DAh	SMART return status

The following sections describes these commands in detail.

6.1. SMART Enable Operations

This command enables access to the SMART features of the Cactus Technologies[®] -3XX series Compact Flash devices. For this command to take effect, the following signature bytes must be loaded:

Cylinder Low – 4Fh

Cylinder High - C2h

The state of SMART (enabled/disabled) is preserved across power cycles.

6.2. SMART Disable Operations

This command disables access to the SMART features of the Cactus Technologies[®] DOM. For this command to take effect, the following signature bytes must be loaded:

Cylinder Low - 4Fh

Cylinder High – C2h

The state of SMART (enabled/disabled) is preserved across power cycles.

6.3. SMART Enable/Disable Attribute Autosave

For this command to take effect, the following signature bytes must be loaded:

Sector Count - 00h or F1h

Cylinder Low - 4Fh

Cylinder High – C2h

This command is essentially a no-operation as the SMART attribute data is always available and kept current by the device..

6.4. SMART Read Data

For this command to take effect, the following signature bytes must be loaded:

Cylinder Low - 4Fh

Cylinder High - C2h

This command returns one sector of SMART data. The format of the returned data is as follows:

Offset	Value	Description
0-1	0004h	SMART structure version
2 – 361		Attribute entries 1 to 30 (12 bytes each)
362	00h	Offline data collection status (no offline data collection)
363	00h	Selftest execution status (selftest completed)
364 – 365	0000h	Total time to complete offline data collection
366	00h	
367	00h	Offline data collection capability (none)
368 369	0003h	SMART capabilities
370	00h	Error logging capability (none)
371	00h	
372	00h	Short selftest routine recommended polling time
373	00h	Extended selftest routine recommended polling time
374 – 385	00h	Reserved
386 – 387	0002h	SMART structure version
388 – 391		Firmware commit counter
392 – 395		Firmware wear level threshold
396		Global wear leveling status: '0' – not active, '1' - active
397		Global bad block management status: '0' – not active, '1' - active
398 – 510	00h	
511		Data structure checksum

There are 6 attributes defined for the DOM. The following sections describe in detail what these attributes are.

6.4.1. Spare Block Count Attribute

This attribute gives information about the amount of available spare blocks. The data structure of this attribute is as follows:

Offset	Value	Description
0	196	Attribute ID
1-2	0003h	Flags – Pre-fail type, attribute is updated during normal operation
3		Attribute value – the value returned here is the percentage of spare blocks remaining summed over all flash chips
4 - 5		Initial number of spare blocks available for the flash chip with the lowest current number of spare blocks
6 – 7		Current number of spare blocks for the flash chip with the lowest current number of spare blocks
8 – 9		Initial available spare blocks for the entire drive
10 - 11		Current available spare blocks for the entire drive

This attribute is used for the SMART Return Status command. If the attribute value is less than a preset threshold determined during at factory low level format process, the SMART Return Status will indicate a threshold exceeded condition.

6.4.2. Erase Count Attribute

This attribute gives information about the number of flash block erases performed. The data structure of this attribute is as follows:

Offset	Value	Description
0	229	Attribute ID
1-2	000Xh	Flags – Pre-fail or Advisory type, attribute is updated during normal operation
3		Attribute value – the value returned here is an estimation of the percentage of card life remaining based on the number of flash block erases that have occurred and the target number of erases per flash block.
4 - 11		Estimated total number of block erases

This attribute is used for the SMART Return Status command. If the attribute value is less than a preset threshold determined during at factory low level format process, the SMART Return Status will indicate a threshold exceeded condition.

The target number of erases is set during factory low level format time. The attribute flag – Pre-fail or Advisory, is also set at that time.

6.4.3. Total ECC Error Attribute

This attribute gives information about the total number of ECC errors on flash read commands. The data structure of this attribute is as follows:

Offset	Value	Description
0	203	Attribute ID
1-2	0002h	Flags – Advisory type, attribute is updated during normal operation
3	64h	Attribute value – fixed at 100
4 – 7		Total number of ECC errors, correctable and uncorrectable
8-11		

6.4.4. Correctable ECC Error Attribute

This attribute gives information about the total number of correctable ECC errors on flash read commands. The data structure of this attribute is as follows:

Offset	Value	Description
0	204	Attribute ID
1-2	0002h	Flags – Advisory type, attribute is updated during normal operation
3	64h	Attribute value – fixed at 100
4 – 7		Total number of correctable ECC errors
8 – 11		

6.4.5. UDMA CRC Error Attribute

This attribute gives information about the total number of UDMA CRC errors on flash read commands. The data structure of this attribute is as follows:

Offset	Value	Description
0	199	Attribute ID
1-2	0002h	Flags – Advisory type, attribute is updated during normal operation
3	64h	Attribute value – fixed at 100
4 – 7		Total number of UDMA CRC errors
8-11		

6.4.6. Total Number of Reads Attribute

This attribute gives information about the total number of flash read commands. The data structure of this attribute is as follows:

Offset	Value	Description
0	232	Attribute ID
1 – 2	0002h	Flags – Advisory type, attribute is updated during normal operation
3	64h	Attribute value – fixed at 100
4 - 11		Total number of flash read commands

6.5. SMART Read Attribute Threshold

For this command to take effect, the following signature bytes must be loaded:

Cylinder Low – 4Fh

Cylinder High - C2h

This command returns one sector of SMART attribute thresholds information. The format of the returned data is as follows:

Offset	Value	Description
0-1	0002h	SMART structure version
2 – 361		Attribute entries 1 to 30 (12 bytes each)
362 - 510	00h	Reserved
511		Data structure checksum

The SMART attribute threshold entries are as follows:

6.5.1. Spare Block Count Attribute Threshold

Offset	Value	Description
0	196	Attribute ID
1		Spare block count attribute threshold defined during low level format
2 - 11	00h	Reserved

6.5.2. Erase Count Attribute Threshold

Offset	Value	Description
0	229	Attribute ID
1		Erase count attribute threshold defined during low level format
2 - 11	00h	Reserved

6.5.3. Total ECC Errors Attribute Threshold

Offset	Value	Description
0	203	Attribute ID
1	00h	None defined
2 - 11	00h	Reserved

6.5.4. Correctable ECC Errors Attribute Threshold

Offset	Value	Description
0	204	Attribute ID
1	00h	None defined
2 - 11	00h	Reserved

6.5.5. UDMA CRC Errors Attribute Threshold

Offset	Value	Description
0	199	Attribute ID
1	00h	None defined
2 - 11	00h	Reserved

6.5.6. Total Number of Reads Attribute Threshold

Offset	Value	Description
0	232	Attribute ID

24

Offset	Value	Description
1	00h	None defined
2 - 11	00h	Reserved

6.6. SMART Return Status

For this command to take effect, the following signature bytes must be loaded:

Cylinder Low – 4Fh

Cylinder High – C2h

This commands checks the health of the device. If either the Spare Block Count or the Erase Count attribute exceeded the factory preset threshold, signature values will be returned in the Cylinder Low/High registers as follows:

Cylinder Low - F4h

Cylinder High – 2Ch

If the thresholds are not exceeded, the Cylinder Low/High registers retains the initially loaded 4Fh/C2h values.

Appendix A.Ordering Information A.1.DOM

Model KMXFY-303Z

Where X is drive capacities: 128M ------ 128MB 256M ------ 256MB 512M ------ 512MB 1G ------ 1GB

2G ----- 2GB 4G ----- 4GB 8G ----- 8GB

Where Y is temperature

Blank ------ Standard temperature (0° C to +70° C) I ----- Extended temperature (-45° C to +90° C)

Where Z is form factor

AV ----- 40-Pin vertical

AR ----- 40-pin horizontal right

AL ----- 40-pin horizontal left

BV ----- 44-pin vertical

BR ------ 44-pin horizontal right

BL ----- 44-pin horizontal left

Example:

(1) 512MB 40-Pin vertical DOM	KM512MF-303AV
(2) 1GB 44-Pin horizontal right DOM Extended Temp	KM1GFI-303BR
(3) 2GB 40-Pin vertical DOM	KM2GF-303AV
(4) 128MB 44-Pin horizontal left DOM Extended Temp	KM128MFI-303BL

Appendix B.**Technical Support Services** B.1.Direct Cactus Technical Support

Cactus Technologies Limited Suite C, 15/F, Capital Trade Center 62 Tsun Yip Street, Kwun Tong Kowloon, Hong Kong

Tel: +852-27972261 Fax: +852-27973777 Email: tech@cactus-tech.com

Appendix C.Cactus Worldwide Sales Offices

Cactus Technologies Limited Suite C, 15/F, Capital Trade Center 62 Tsun Yip Street, Kwun Tong Kowloon, Hong Kong

Tel: +852-27972277 Fax: +852-27973777 Email: sales@cactus-tech.com

US Office:

Cactus USA 3112 Windsor Road , Suite A356 Austin, Texas 78703 Tel: (512) 775 0746 Email: <u>americas@cactus-tech.com</u>

Appendix D.Limited Warranty

I. WARRANTY STATEMENT

Cactus Technologies[®] warrants its Industrial Grade products only to be free of any defects in materials or workmanship that would prevent them from functioning properly for five years from the date of purchase. This express warranty is extended by Cactus Technologies Limited

II. GENERAL PROVISIONS

This warranty sets forth the full extent of Cactus Technologies' responsibilities regarding the Cactus Technologies[®] Industrial Grade DOM products. In satisfaction of its obligations hereunder, Cactus Technologies[®], at its sole option, will either repair, replace or refund the purchase price of the product.

NOTWITHSTANDING ANYTHING ELSE IN THIS LIMITED WARRANTY OR OTHERWISE, THE EXPRESS WARRANTIES AND OBLIGATIONS OF SELLER AS SET FORTH IN THIS LIMITED WARRANTY, ARE IN LIEU OF, AND BUYER EXPRESSLY WAIVES ALL OTHER OBLIGATIONS, GUARANTIES AND WARRANTIES OF ANY KIND, WHETHER EXPRESS OR IMPLIED, INCLUDING WITHOUT LIMITATION, ANY IMPLIED WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE OR INFRINGEMENT, TOGETHER WITH ANY LIABILITY OF SELLER UNDER ANY CONTRACT, NEGLIGENCE, STRICT LIABILITY OR OTHER LEGAL OR EQUITABLE THEORY FOR LOSS OF USE, REVENUE, OR PROFIT OR OTHER INCIDENTAL OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION PHYSICAL INJURY OR DEATH, PROPERTY DAMAGE, LOST DATA, OR COSTS OF PROCUREMENT OF SUBSTITUTE GOODS, TECHNOLOGY OR SERVICES. IN NO EVENT SHALL THE SELLER BE LIABLE FOR DAMAGES IN EXCESS OF THE PURCHASE PRICE OF THE PRODUCT, ARISING OUT OF THE USE OR INABILITY TO USE SUCH PRODUCT, TO THE FULL EXTENT SUCH MAY BE DISCLAIMED BY LAW.

Cactus Technologies[®] products are not warranted to operate without failure. Accordingly, in any use of products in life support systems or other applications where failure could cause injury or loss of life, the products should only be incorporated in systems designed with appropriate redundancy, fault tolerant or back-up features.

III. WHAT THIS WARRANTY COVERS

For products found to be defective within five years of purchase, Cactus Technologies[®] will have the option of repairing or replacing the defective product, if the following conditions are met:

- A. The defective product is returned to Cactus Technologies[®] for failure analysis as soon as possible after the failure occurs.
- B. An incident drive filled out by the user, explaining the conditions of usage and the nature of the failure, accompanies each returned defective product.
- C. No evidence is found of abuse or operation of products not in accordance with the published specifications, or of exceeding storage or maximum ratings or operating conditions.

All failing products returned to Cactus Technologies[®] under the provisions of this limited warranty shall be tested to the product's functional and performance specifications. Upon confirmation of failure, each product will be analyzed, by whatever means necessary, to determine the root cause of failure. If the root cause of failure is found to be not covered by the above provisions, then the product will be returned to the customer with a report indicating why the failure was not covered under the warranty. This warranty does not cover defects, malfunctions, performance failures or damages to the unit resulting from use in other than its normal and customary manner, misuse, accident or neglect; or improper alterations or repairs.

Cactus Technologies[®] reserves the right to repair or replace, at its discretion, any product returned by its customers, even if such product is not covered under warranty, but is under no obligation to do so.

Cactus Technologies[®] may, at its discretion, ship repaired or rebuilt products identified in the same way as new products, provided such drives meet or exceed the same published specifications as new products. Concurrently, Cactus Technologies[®] also reserves the right to market any products, whether new, repaired, or rebuilt, under different specifications and product designations if such products do not meet the original product's specifications.

IV. RECEIVING WARRANTY SERVICE

According to Cactus Technologies[®] warranty procedure, defective product should be returned only with prior authorization from Cactus Technologies Limited Please contact Cactus Technologies[®] Customer Service department with the following information: product model number and description, nature of defect, conditions of use, proof of purchase and purchase date. If approved, Cactus Technologies[®] will issue a Return Material Authorization or Product Repair Authorization number. Ship the defective product to:

Cactus Technologies Limited Suite C, 15/F, Capital Trade Center 62 Tsun Yip Street, Kwun Tong Kowloon, Hong Kong